SAM9XE512 Atmel Corporation, SAM9XE512 Datasheet - Page 159

• Manufacturer Part Number: SAM9XE512
• Manufacturer: Atmel Corporation

Specifications of SAM9XE512

• Flash (kbytes): 512 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 180 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 6
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.65 to 1.95
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

7.9
ARM DDI 0165B
Monitor mode debug
ARM9E-S contains logic that allows the debugging of a system without stopping the
core entirely. This allows the continued servicing of critical interrupt routines while the
core is being interrogated by the debugger. Setting bit 4 of the debug control register
enables the monitor mode debug features of ARM9E-S. When this bit is set, the
EmbeddedICE-RT logic is configured so that a breakpoint or watchpoint causes the
ARM to enter abort mode, taking the Prefetch or Data Abort vectors respectively. There
are a number of restrictions you must be aware of when the ARM is configured for
monitor mode debugging:
•
•
•
•
•
The fact that an abort has been generated by the monitor mode is recorded in the
monitor mode debug status register in coprocessor 14 (see Comms channel monitor
mode debug status register on page 7-18).
Because the monitor mode debug bit does not put the ARM9E-S into debug state, it now
becomes necessary to change the contents of the watchpoint registers while external
memory accesses are taking place, rather than being changed when in debug state. In
the event that the watchpoint registers are written to during an access, all matches from
the affected watchpoint unit using the register being updated are disabled for the cycle
of the update.
Breakpoints and watchpoints cannot be data-dependent. No support is provided
for use of the range functionality. Breakpoints and watchpoints can only be based
on:
—
—
—
—
—
—
The single-step hardware must not be enabled.
External breakpoints or watchpoints are not supported.
The vector catching hardware can be used but must not be configured to catch the
Prefetch or Data Abort exceptions.
No support is provided to mix halt mode debug and monitor mode debug
functionality.
Copyright © 2000 ARM Limited. All rights reserved.
instruction or data addresses
external watchpoint conditioner (DBGEXTERN)
User or Privileged mode access (DnTRANS/InTRANS)
read/write access (watchpoints)
access size (breakpoints ITBIT, watchpoints DMAS[1:0])
chained comparisons.
Debug Interface and EmbeddedICE-RT
7-21