ATMEGA128RFA1-ZU Atmel, ATMEGA128RFA1-ZU Datasheet - Page 112

• Manufacturer Part Number: ATMEGA128RFA1-ZU
• Description: IC AVR MCU 2.4GHZ XCEIVER 64QFN
• Manufacturer: Atmel
• Series: ATMEGAr

Specifications of ATMEGA128RFA1-ZU

• Frequency: 2.4GHz
• Data Rate - Maximum: 2Mbps
• Modulation Or Protocol: 802.15.4 Zigbee
• Applications: General Purpose
• Power - Output: 3.5dBm
• Sensitivity: -100dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 12.5mA
• Current - Transmitting: 14.5mA
• Data Interface: PCB, Surface Mount
• Memory Size: 128kB Flash, 4kB EEPROM, 16kB RAM
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-VFQFN, Exposed Pad
• Rf Ic Case Style: QFN
• No. Of Pins: 64
• Supply Voltage Range: 1.8V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Svhc: No SVHC (15-Dec-2010)
• Rohs Compliant: Yes
• Processor Series: ATMEGA128x
• Core: AVR8
• Data Bus Width: 8 bit
• Program Memory Type: Flash
• Program Memory Size: 128 KB
• Data Ram Size: 16 KB
• Interface Type: JTAG
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 38
• Number Of Timers: 6
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVR128RFA1-EK1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

9.12.14 RX_CTRL – Transceiver Receive Control Register
112
ATmega128RFA1
This register sets the threshold level for the Energy Detection (ED) of the Clear Channel
Assessment (CCA).
• Bit 7:4 – CCA_CS_THRES3:0 - CS Threshold Level for CCA Measurement
These bits are reserved for internal use.
• Bit 3:0 – CCA_ED_THRES3:0 - ED Threshold Level for CCA Measurement
These bits define the received power threshold of the Energy above threshold
algorithm. The threshold is calculated by RSSI_BASE_VAL + 2CCA_ED_THRES
[dBm]. Any received power above this level is interpreted as a busy channel.
The register controls the sensitivity of the Antenna Diversity Mode. Note that in High
Data Rate modes the ACR module will always be disabled.
• Bit 7:4 – Resx7:4 - Reserved
• Bit 3:0 – PDT_THRES3:0 - Receiver Sensitivity Control
These register bits control the sensitivity of the receiver correlation unit. If the Antenna
Diversity algorithm is enabled the value shall be set to PDT_THRES = 3. Otherwise it
shall be set back to the reset value. Values not listed in the following table are reserved.
Table 9-44 PDT_THRES Register Bits
Bit
NA ($149)
Read/Write
Initial Value
Bit
NA ($149)
Read/Write
Initial Value
Bit
NA ($149)
Read/Write
Initial Value
Bit
NA ($14A)
Read/Write
Initial Value
Bit
NA ($14A)
Read/Write
Initial Value
Register Bits
PDT_THRES3:0
PDT_THRES3
Resx7
RW
RW
7
1
3
0
CCA_CS_THRES1
CCA_ED_THRES3
CCA_ED_THRES1
RW
RW
RW
5
0
3
0
1
1
PDT_THRES2
Resx6
RW
RW
6
0
2
1
Value
0x7
0x3
PDT_THRES1
Resx5
Description
Reset value, to be used if Antenna Diversity
algorithm is disabled
Recommended correlator threshold for
RW
RW
5
1
1
1
CCA_CS_THRES0
CCA_ED_THRES2
CCA_ED_THRES0
RW
RW
RW
4
0
2
1
0
1
PDT_THRES0
Resx4
RW
RW
4
1
0
1
8266B-MCU Wireless-03/11
CCA_THRES
CCA_THRES
CCA_THRES
RX_CTRL
RX_CTRL