ATMEGA128RFA1-ZU Atmel, ATMEGA128RFA1-ZU Datasheet - Page 289

• Manufacturer Part Number: ATMEGA128RFA1-ZU
• Description: IC AVR MCU 2.4GHZ XCEIVER 64QFN
• Manufacturer: Atmel
• Series: ATMEGAr

Specifications of ATMEGA128RFA1-ZU

• Frequency: 2.4GHz
• Data Rate - Maximum: 2Mbps
• Modulation Or Protocol: 802.15.4 Zigbee
• Applications: General Purpose
• Power - Output: 3.5dBm
• Sensitivity: -100dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 12.5mA
• Current - Transmitting: 14.5mA
• Data Interface: PCB, Surface Mount
• Memory Size: 128kB Flash, 4kB EEPROM, 16kB RAM
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-VFQFN, Exposed Pad
• Rf Ic Case Style: QFN
• No. Of Pins: 64
• Supply Voltage Range: 1.8V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Svhc: No SVHC (15-Dec-2010)
• Rohs Compliant: Yes
• Processor Series: ATMEGA128x
• Core: AVR8
• Data Bus Width: 8 bit
• Program Memory Type: Flash
• Program Memory Size: 128 KB
• Data Ram Size: 16 KB
• Interface Type: JTAG
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 38
• Number Of Timers: 6
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVR128RFA1-EK1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

18.11.34 TCNT4H – Timer/Counter4 High Byte
18.11.35 TCNT4L – Timer/Counter4 Low Byte
8266A-MCU Wireless-12/09
Compare Match (CTC) mode using OCR4A as TOP. The FOC4A bits are always read
as zero.
• Bit 6 – FOC4B - Force Output Compare for Channel B
The FOC4B bit is only active when the WGM43:0 bits specify a non-PWM mode. When
writing a logical one to the FOC4B bit, an immediate compare match is forced. Due to
the limited functionality of the Timer/Counter4 the match has no direct impact on any
output pin. Note that the FOC4B bits are implemented as strobes. Therefore it is the
value present in the COM4B1:0 bits that determine the effect of the forced compare. A
FOC4B strobe will not generate any interrupt nor will it clear the timer in Clear Timer on
Compare Match (CTC) mode using OCR4B as TOP. The FOC4B bits are always read
as zero.
• Bit 5 – FOC4C - Force Output Compare for Channel C
The FOC4C bit is only active when the WGM43:0 bits specify a non-PWM mode. When
writing a logical one to the FOC4C bit, an immediate compare match is forced. Due to
the limited functionality of the Timer/Counter4 the match has no direct impact on any
output pin. Note that the FOC4C bits are implemented as strobes. Therefore it is the
value present in the COM4C1:0 bits that determine the effect of the forced compare. A
FOC4C strobe will not generate any interrupt nor will it clear the timer in Clear Timer on
Compare Match (CTC) mode using OCR4C as TOP. The FOC4C bits are always read
as zero.
• Bit 4:0 – Res4:0 - Reserved
These bits are reserved for future use.
The two Timer/Counter I/O locations (TCNT4H and TCNT4L, combined TCNT4) give
direct access, both for read and for write operations, to the Timer/Counter unit 16-bit
counter. To ensure that both the high and low bytes are read and written simultaneously
when the CPU accesses these registers, the access is performed using an 8-bit
temporary High Byte Register (TEMP). This temporary register is shared by all the other
16-bit registers. See section "Accessing 16-bit Registers" for details. Modifying the
counter (TCNT4) while the counter is running introduces a risk of missing a compare
match between TCNT4 and one of the OCR4x Registers. Writing to the TCNT4
Register blocks (removes) the compare match on the following timer clock for all
compare units.
• Bit 7:0 – TCNT4H7:0 - Timer/Counter4 High Byte
Bit
NA ($A5)
Read/Write
Initial Value
Bit
NA ($A4)
Read/Write
Initial Value
RW
RW
7
0
7
0
RW
RW
6
0
6
0
RW
RW
5
0
5
0
RW
RW
TCNT4H7:0
TCNT4L7:0
4
0
4
0
RW
RW
3
0
3
0
RW
RW
2
0
2
0
ATmega128RFA1
RW
RW
1
0
1
0
RW
RW
0
0
0
0
TCNT4H
TCNT4L
289