MC68302EH16C Freescale Semiconductor, MC68302EH16C Datasheet - Page 106

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH16C

Manufacturer Part Number
MC68302EH16C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH16C

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Ram Memory Size
1152Byte
Cpu Speed
16MHz
No. Of Timers
3
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68302EH16C
Manufacturer:
PANA
Quantity:
99
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH16CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
System Integration Block (SIB)
3.8.5 Bus Arbitration Logic
Both internal and external bus arbitration are discussed in the following paragraphs.
3.8.5.1 Internal Bus Arbitration
The IMP bus arbiter supports three bus request sources in the following standard priority:
When one of these sources desires the bus, the M68000 core will be forced off through an
internal bus request signal (CBR) from the bus arbiter to the M68000 core (see Figure 3-12).
When the arbiter detects the assertion of the M68000 core bus grant (CBG) signal, it asserts
the requester's bus grant signal according to its priority. Thus, as seen externally, the SDMA
and IDMA channels do not affect BR and BG, but only BGACK (unless disable CPU mode
is used).
The MC68302 provides several options for changing the preceding bus master priority list.
The options are configured by setting the BCLM bit in the SCR and deciding whether or not
the BCLR pin is used externally to cause external bus masters to relinquish the bus (see
Table 3-10).
3-56
1. External bus master (BR pin)
2. SDMA for the SCCs (six channels)
3. IDMA (one channel)
questing the M68000 bus with BR. See 3.8.6 Hardware
Watchdog for further details.
MC68302 USER’S MANUAL
MOTOROLA

Related parts for MC68302EH16C