MC68302EH16C Freescale Semiconductor, MC68302EH16C Datasheet - Page 184

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH16C

Manufacturer Part Number
MC68302EH16C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH16C

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Ram Memory Size
1152Byte
Cpu Speed
16MHz
No. Of Timers
3
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68302EH16C
Manufacturer:
PANA
Quantity:
99
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH16CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Communications Processor (CP)
CTS—Clear-To-End Status Changed
CD—Carrier Detect Status Changed
IDL—IDLE Sequence Status Changed
4-64
UART SCCE
LEGEND:
NOTES:
TXD
NOTE: TX event assumes all seven characters were put into a single buffer.
RXD
RTS
CTS
UART SCCE
A change in the status of the CTS line was detected on the UART channel. The SCC sta-
tus register may be read to determine the current status.
A change in the status of the CD line was detected on the UART channel. The SCC status
register may be read to determine the current status.
A change in the status of the receive serial line was detected on the UART channel. The
SCC status register may be read to determine the current status.
CD
RECEIVED BY UART
EVENTS
1. The first RX event assumes receive buffers are six bytes each.
2. The second IDL event occurs after 9 to 13 ones received in a row.
3. The second RX event position is programmable based on the max_IDL value.
4. The BRK event occurs after the first break character is received.
EVENTS
TRANSMITTED BY UART
CHARACTERS
TIME
Is a receive control character defined not to be stored in the receive buffer.
CHARACTERS
LINE IDLE
CD
LINE IDLE
Figure 4-23. UART Interrupt Events Example
CTS
IDL
7
CTS
CD
6
MC68302 USER’S MANUAL
10 CHARACTERS
IDL
5
7 CHARACTERS
BRK
RX
4
CCR
3
CCR
BSY
TX
2
IDL
CTS
TX
1
LINE IDLE
RX
LINE IDLE
RX
0
BRK
BREAK
MOTOROLA
CD

Related parts for MC68302EH16C