MC68302EH16C Freescale Semiconductor, MC68302EH16C Datasheet - Page 149

IC MPU MULTI-PROTOCOL 132-PQFP

MC68302EH16C

Manufacturer Part Number
MC68302EH16C
Description
IC MPU MULTI-PROTOCOL 132-PQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68302EH16C

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Ram Memory Size
1152Byte
Cpu Speed
16MHz
No. Of Timers
3
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
16MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
132
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68302EH16C
Manufacturer:
PANA
Quantity:
99
Part Number:
MC68302EH16C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68302EH16CB1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68302EH16CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
MOTOROLA
(OUTPUT)
(OUTPUT)
NOTE: A "frame" includes opening and closing flags in HDLC and SYNCs in BISYNC and DDCMP.
(OUTPUT)
(OUTPUT)
NOTE: A "frame" includes opening and closing flags, SYNCs, etc.
(INPUT)
(INPUT)
TCLK
(I/O)
RTS
CTS
TXD
TCLK
TXD
RTS
CTS
(I/O)
allel I/O lines in the PACNT register. To cause the TXD and RTS pins to simply
remain high in NMSI1, NMSI2, and NMSI3 modes, use this loopback mode in con-
junction with setting the SDIAG1–SDIAG0 bits in the SIMODE register to loop-
back control.
Figure 4-13. Output Delays from RTS Low, Synchronous Protocol
Figure 4-14. Output Delays from CTS Low, Synchronous Protocol
If an internal loopback is desired when this SCC is configured to a multiplexed
physical interface, then only the SDIAG1–SDIAG0 bits need be set.
When using loopback mode, the clock source for the transmitter and the receiver
(as set in the TCS and RCS bits in the SCON register), must be the same. Thus,
DATA READY TO TRANSMIT HERE
3.5 TCLKS
FIRST BIT OF DATA IN FRAME
CTS SAMPLED AS LOW HERE
MC68302 USER’S MANUAL
FIRST BIT OF FRAME
LAST BIT OF FRAME DATA
LAST BIT OF FRAME
Communications Processor (CP)
CTS MUST NOT BE NEGATED
UNTIL RTS IS NEGATED,
OR A CTS LOST ERROR
WILL RESULT.
4-29

Related parts for MC68302EH16C