SAM3X8E Atmel Corporation, SAM3X8E Datasheet - Page 172

no-image

SAM3X8E

Manufacturer Part Number
SAM3X8E
Description
Manufacturer
Atmel Corporation
Datasheets
11.21.6
• VECTKEYSTAT
Register Key:
Reads as 0xFA05
• VECTKEY
Register key:
On writes, write 0x5FA to VECTKEY, otherwise the write is ignored.
• ENDIANESS
RO
Data endianness bit:
0: Little-endian
ENDIANESS is set from the BIGEND configuration signal during reset.
• PRIGROUP
R/W
Interrupt priority grouping field. This field determines the split of group priority from subpriority, see
173.
• SYSRESETREQ
WO
System reset request:
0: no effect
1: asserts a proc_reset_signal.
This is intended to force a large system reset of all major components except for debug.
This bit reads as 0.
172
172
ENDIANESS
31
23
15
7
SAM3X/A
SAM3X/A
Application Interrupt and Reset Control Register
30
22
14
6
The AIRCR provides priority grouping control for the exception model, endian status for data
accesses, and reset control of the system. See the register summary in
165
To write to this register, you must write 0x05FA to the VECTKEY field, otherwise the processor
ignores the write.
The bit assignments are:
and
Reserved
Table 11-33 on page 190
29
21
13
5
On Read: VECTKEYSTAT, On Write: VECTKEY
On Read: VECTKEYSTAT, On Write: VECTKEY
Reserved
28
20
12
4
for its attributes.
27
19
11
3
SYSRESETREQ
26
18
10
2
PRIGROUP
VECTCLR-
ACTIVE
25
17
9
1
“Binary point” on page
Table 11-30 on page
11057A–ATARM–17-Feb-12
11057A–ATARM–17-Feb-12
VECTRESET
24
16
8
0

Related parts for SAM3X8E