AT32UC3L032-D3UR Atmel, AT32UC3L032-D3UR Datasheet - Page 213

• Manufacturer Part Number: AT32UC3L032-D3UR
• Description: MCU AVR32 32KB FLASH 48TLLGA
• Manufacturer: Atmel
• Series: AVR®32 UC3r

Specifications of AT32UC3L032-D3UR

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, PWM, WDT
• Number Of I /o: 36
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 3.6 V
• Data Converters: A/D 9x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-TLLGA
• Processor Series: AT32UC3x
• Core: AVR32
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: SPI, TWI, USART
• Maximum Clock Frequency: 50 MHz
• Number Of Programmable I/os: 36
• Number Of Timers: 7
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR32, EWAVR32-BL
• Development Tools By Supplier: AT32UC3L-EK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 9 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

13.6.10
Name:
Access Type:
Reset Value:
• COARSE: Coarse Calibration Value
• FINE: FINE Calibration Value
• DITHER: Enable Dithering
• MODE: Mode Selection
• EN: Enable
Note that this register is protected by a lock. To write to this register the UNLOCK register has to be written first. Please
refer to the UNLOCK register description for details.
32099F–11/2010
31
23
15
7
-
-
Set the value of the coarse calibration register. If in closed loop mode, this field is Read-only.
Set the value of the fine calibration register. If in closed loop mode, this field is Read-only.
0: The fine LSB input to the VCO is constant
1: The fine LSB input to the VCO is dithered to achieve sub-LSB approximation to the correct multiplication ratio
0: The DFLL is in Open Loop operation.
1: The DFLL is in Closed Loop operation.
0: The DFLL is disabled.
1: The DFLL is enabled.
DFLLn Configuration Register
30
22
14
DFLLnCONF
Read/Write
0x00000000
6
-
-
29
21
13
5
-
-
28
20
12
4
-
-
COARSE[7:0]
FINE[7:0]
27
19
11
3
-
-
DITHER
26
18
10
2
-
AT32UC3L016/32/64
MODE
25
17
9
1
-
FINE[8]
EN
24
16
8
0
213