r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 147

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
9.2.2
Notes:
1. When the CM06 bit is set to 0 (bits CM16 and CM17 enabled), bits CM16 and CM17 are enabled.
2. If the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator
4. To use the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when the digital filter is used), set the CM14
5. To use P4_6 and P4_7 as input ports, set the CM13 bit to 0 (I/O ports) and the CM05 bit in the CM0 register to 1
6. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.
7. Do not set the CM10 bit to 1 (stop mode) when the VCA20 bit in the VCA2 register to 1 (low consumption
8. When the high-speed on-chip oscillator mode is selected as the system clock, do not enter stop mode while bits
After Reset
Bit
b0
b1
b2
b3
b4
b5
b6
b7
Address 0007h
off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip
oscillator on). It remains unchanged even if 1 is written to it.
bit to 0 (low-speed on-chip oscillator on).
(XIN clock stops).
The P4_6 pin is shared with the XIN pin, and the P4_7 pin is shared with the XOUT pin. These pins cannot be
used as I/O ports when using the on-chip oscillation circuit.
enabled).
CM37 and CM36 in the CM3 register is 00b (MCU exits with the CPU clock used immediately before entering
wait or stop mode).
Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.
Symbol
Symbol
Bit
CM10
CM12
CM13
CM14
CM16
CM17
CM11
System Clock Control Register 1 (CM1)
—
CM17
b7
0
All clock stop control bit
XIN-XOUT on-chip feedback resistor
select bit
XCIN-XCOUT on-chip feedback
resistor select bit
Port/XIN-XOUT switch bit
Low-speed on-chip oscillator stop bit
(3, 4)
Reserved bit
CPU clock division select bit 1
CM16
b6
0
Bit Name
b5
—
1
(2, 7, 8)
(5, 6)
CM14
b4
(1)
0
0: Clock oscillates
1: All clocks stop (stop mode)
0: On-chip feedback resistor enabled
1: On-chip feedback resistor disabled
0: On-chip feedback resistor enabled
1: On-chip feedback resistor disabled
0: I/O ports P4_6 and P4_7
1: XIN-XOUT pin
0: Low-speed on-chip oscillator on
1: Low-speed on-chip oscillator off
Set to 1.
b7 b6
0 0: No division mode
0 1: Divide-by-2 mode
1 0: Divide-by-4 mode
1 1: Divide-by-16 mode
CM13
b3
0
CM12
b2
0
Function
CM11
b1
0
9. Clock Generation Circuit
CM10
b0
0
Page 115 of 740
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W