r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 516

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
Figure 23.16
23.5.2
Table 23.13
Output of pins SCL2
and SDA2
Start/stop condition
interrupt request
generation timing
A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start).
A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start).
A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start).
The output procedure is as follows:
(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).
(2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).
Table 23.13 lists the STSPSEL Bit Functions. Figure 23.16 shows the STSPSEL Bit Functions.
(1) Slave Mode
STSPSEL bit
SCL2
SDA2
STSPSEL bit
SCL2
SDA2
Function
(2) Master Mode
CKDIR = 1 (external clock)
Output of Start and Stop Conditions
CKDIR = 0 (internal clock), CKPH = 1 (with clock delay)
STSPSEL Bit Functions
STSPSEL Bit Functions
Set STAREQ = 1
0
Start condition
detection interrupt
Output of transfer clock and data
Output of start/stop conditions is
accomplished by a program using ports
(not automatically generated in
hardware)
Detection of start/stop conditions
Set to 1 by
a program.
(start)
Start condition detection
interrupt
1st 2nd 3rd 4th 5th 6th 7th 8th 9th bit
Set to 0 by
a program.
STSPSEL = 0
1st 2nd 3rd 4th 5th 6th 7th 8th 9th bit
Set STPREQ = 1
Stop condition
detection interrupt
Output of start/stop conditions
according to bits STAREQ,
RSTAREQ, and STPREQ
Completion of start/stop condition
generation
(start)
Set to 1 by
a program.
Stop condition detection
interrupt
23. Serial Interface (UART2)
STSPSEL = 1
Set to 0 by
a program.
Page 484 of 740