r5f21346mnfp Renesas Electronics Corporation., r5f21346mnfp Datasheet - Page 575

• Manufacturer Part Number: r5f21346mnfp
• Description: Single-chip Mcus Incorporates The R8c Cpu Core
• Manufacturer: Renesas Electronics Corporation.

R8C/34M Group
R01UH0131EJ0100 Rev.1.00
Jun 21, 2011
26.4
Figure 26.4
26.4.1
(1) I
(2) I
Legend:
S
SLA
R/W
A
DATA : Transmit/receive data
P
(a) I
(b) I
2
2
C bus format
C bus timing
When the FS bit in the SAR register is set to 0, the I
Figure 26.4 shows the I
8 bits.
: Start condition
: Slave address
: Indicates the direction of data transmission/reception
: Acknowledge
: Stop condition
2
2
The master device changes the SDA signal from “H” to “L” while the SCL signal is held “H”.
Data is transmitted when:
R/W value is 1: From the slave device to the master device
R/W value is 0: From the master device to the slave device
The receive device sets the SDA signal to “L”.
The master device changes the SDA signal from “L” to “H” while the SCL signal is held “H”.
C bus format (FS = 0)
C bus format When Start Condition is Retransmitted (FS = 0)
I
SDA
SCL
2
S
S
1
C bus Interface Mode
1
I
2
C bus Format
S
I
2
C bus Format and Bus Timing
SLA
SLA
7
7
1 to 7
SLA
1
1
R/W
R/W
8
2
1
1
R/W
C bus Format and Bus Timing. The first frame following the start condition consists of
A
A
1
1
9
A
DATA
DATA
n
n1
1 to 7
m1
DATA
8
A
1
m
A/A
1
2
9
C bus format is used for communication.
A
S
1
A/A
1 to 7
1
SLA
7
P
1
DATA
1
8
Upper: Number of transfer bits (n1, n2 = 1 to 8)
Lower: Number of transfer frames (m1, m2 = 1 or more)
Number of transfer bits (n = 1 to 8)
Number of transfer frames (m = 1 or more)
R/W
1
9
A
A
1
P
DATA
n2
26. I
m2
Page 543 of 740
2
C bus Interface
A/A
1
P
1