SAM4S16C Atmel Corporation, SAM4S16C Datasheet - Page 123

no-image

SAM4S16C

Manufacturer Part Number
SAM4S16C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM4S16C

Flash (kbytes)
1024 Kbytes
Pin Count
100
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
79
Ext Interrupts
79
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
1000
Analog Comparators
1
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
External Bus Interface
1
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
11.6.5.13
11100A–ATARM–28-Oct-11
11100A–ATARM–28-Oct-11
SSUB16 and SSUB8
Signed Subtract 16 and Signed Subtract 8
Syntax
op{cond}{Rd,} Rn, Rm
where:
op
cond
Rd
Rn
Rm
Operation
Use these instructions to change endianness of data:
The
The
Restrictions
Do not use SP and do not use PC
Condition Flags
These instructions do not change the flags.
Examples
SSUB16 R1, R0
SSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in
1. Subtracts each halfword from the second operand from the corresponding halfword of
2. Writes the difference result of two signed halfwords in the corresponding halfword of
1. Subtracts each byte of the second operand from the corresponding byte of the first
2. Writes the difference result of four signed bytes in the corresponding byte of the desti-
SSUB16
SSUB8
the first operand
the destination register.
operand
nation register.
instruction:
instruction:
is any of:
SSUB16
SSUB8
is an optional condition code, see
is the destination register.
is the first operand register.
is the second operand register.
; Subtracts halfwords in R0 from corresponding halfword of R1
; and writes to corresponding halfword of R1
; R0, and writes to corresponding byte of R4.
Performs four 8-bit signed integer subtractions.
Performs two 16-bit signed integer subtractions.
.
“Conditional Execution”
.
SAM4S
SAM4S
123
123

Related parts for SAM4S16C