SAM4S16C Atmel Corporation, SAM4S16C Datasheet - Page 262

no-image

SAM4S16C

Manufacturer Part Number
SAM4S16C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM4S16C

Flash (kbytes)
1024 Kbytes
Pin Count
100
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
79
Ext Interrupts
79
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
1000
Analog Comparators
1
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
External Bus Interface
1
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
12.5.6
12.5.6.1
262
262
SAM4S
SAM4S
ITM (Instrumentation Trace Macrocell)
How to Configure the ITM
The DWT contains counters for the items that follow:
The ITM is an application driven trace source that supports printf style debugging to trace Oper-
ating System (OS) and application events, and emits diagnostic system information. The ITM
emits trace information as packets which can be generated by three different sources with sev-
eral priority levels:
The following example describes how to output trace data in asynchronous trace mode.
• Watchpoint event to halt core
• Clock cycle (CYCCNT)
• Folded instructions
• Load Store Unit (LSU) operations
• Sleep Cycles
• CPI (all instruction cycles except for the first cycle)
• Interrupt overhead
• Software trace: Software can write directly to ITM stimulus registers. This can be done
• Hardware trace: The ITM emits packets generated by the DWT.
• Time stamping: Timestamps are emitted relative to packets. The ITM contains a 21-bit
• Configure the TPIU for asynchronous trace mode (refer to
• Enable the write accesses into the ITM registers by writing “0xC5ACCE55” into the
• Write 0x00010015 into the Trace Control Register:
• Write 0x1 into the Trace Enable Register:
• Write 0x1 into the Trace Privilege Register:
• Write into the Stimulus port 0 register: TPIU (Trace Port Interface Unit)
thanks to the “printf” function. For more information, refer to
Configure the
counter to generate the timestamp.
Configure the
Lock Access Register (Address: 0xE0000FB0)
The TPIU acts as a bridge between the on-chip trace data and the Instruction Trace Macro-
cell (ITM).
The TPIU formats and transmits trace data off-chip at frequencies asynchronous to the core.
– Enable ITM
– Enable Synchronization packets
– Enable SWO behavior
– Fix the ATB ID to 1
– Enable the Stimulus port 0
– Stimulus port 0 only accessed in privileged mode (Clearing a bit in this register will
result in the corresponding stimulus port being accessible in user mode.)
ITM”.
TPIU”)
Section 12.5.6.3 “5.4.3. How to
Section 12.5.6.1 “How to
11100A–ATARM–28-Oct-11
11100A–ATARM–28-Oct-11

Related parts for SAM4S16C