MM912H634CV1AE Freescale Semiconductor, MM912H634CV1AE Datasheet - Page 107

no-image

MM912H634CV1AE

Manufacturer Part Number
MM912H634CV1AE
Description
64KS12 LIN2xLS/HS Isense
Manufacturer
Freescale Semiconductor
Series
-r
Datasheet

Specifications of MM912H634CV1AE

Applications
Automotive
Core Processor
HCS12
Program Memory Type
FLASH (64 kB)
Controller Series
HCS12
Ram Size
6K x 8
Interface
LIN
Number Of I /o
-
Voltage - Supply
5.5 V ~ 27 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
48-LQFP Exposed Pad
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
4.16.2.3
This register can be read or written at any time.
Note:
Freescale Semiconductor
Offset
94.
Reset
W
R
Field
TCIE
RIE
TIE
LIE
RE
(94)
TE
Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space.
7
6
5
4
3
2
0x43
Transmit Interrupt Enable (for TDRE)
Transmission Complete Interrupt Enable (for TC)
Receiver Interrupt Enable (for RDRF)
Idle Line Interrupt Enable (for IDLE)
Transmitter Enable
TE must be 1 in order to use the SCI transmitter. When TE = 1, the SCI forces the TxD pin to act as an output for the SCI
system.
When the SCI is configured for single-wire operation (LOOPS = RSRC = 1), TXDIR controls the direction of traffic on the single
SCI communication line (TxD pin).
TE also can be used to queue an idle character by writing TE = 0 then TE = 1 while a transmission is in progress. Refer to
Section 4.16.3.2.1, “Send Break and Queued
When TE is written to 0, the transmitter keeps control of the port TxD pin until any data, queued idle, or queued break character
finishes transmitting before allowing the pin to revert to a general-purpose I/O pin.
Receiver Enable — When the SCI receiver is off, the RxD pin reverts to being a general-purpose port I/O pin. If LOOPS = 1
the RxD pin reverts to being a general-purpose I/O pin even if RE = 1.
TIE
SCI Control Register 2 (SCIC2)
7
0
0
1
0
1
0
1
0
1
0
1
0
1
Hardware interrupts from TDRE disabled (use polling).
Hardware interrupt requested when TDRE flag is 1.
Hardware interrupts from TC disabled (use polling).
Hardware interrupt requested when TC flag is 1.
Hardware interrupts from RDRF disabled (use polling).
Hardware interrupt requested when RDRF flag is 1.
Hardware interrupts from IDLE disabled (use polling).
Hardware interrupt requested when IDLE flag is 1.
Transmitter off.
Transmitter on.
Receiver off.
Receiver on.
TCIE
6
0
Table 140. SCI Control Register 2 (SCIC2)
Table 141. SCIC2 Field Descriptions
MM912_634 Advance Information, Rev. 4.0
RIE
5
0
Idle” for more details.
ILIE
4
0
Description
TE
3
0
Serial Communication Interface (S08SCIV4)
RE
2
0
RWU
1
0
Access: User read/write
SBK
0
0
107

Related parts for MM912H634CV1AE