TMPM382FSFG Toshiba, TMPM382FSFG Datasheet - Page 376

no-image

TMPM382FSFG

Manufacturer Part Number
TMPM382FSFG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMPM382FSFG

Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
64K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
64
Package
QFP(14x14)
Vcc
5V
Cpu Mhz
40
Ssp (ch) Spi
1
I2c/sio (ch)
1
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
N
Cs/wait Controller (ch)
-
Dma Controller
2
10-bit Da Converter
-
10-bit Ad Converter
-
12-bit Ad Converter
10
16-bit Timer / Counter
6
Motor / Igbt Control
Y
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
Y
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
-
Comparators
-
Low-voltage Detector
Y
Etm Hardware Trace
2-bit
The channel 0 registers are described here. Each register for all the channels operates in the same way.
SC0BUF
SC0EN
13.4 Register Description (Only for Channel 0)
13.4.1 Enable register
13.4.2 Buffer register
<SIOE>:
<TB7:0>
<RB7:0>
SC0BUF works as a transmit buffer for WR operation and as a receive buffer for
RD operation.
bit Symbol
Read/Write
After reset
bit Symbol
Read/Write
After reset
Function
Function
To use the SIO, enable the SIO operation.
When the operation is disabled, no clock is supplied to the other registers in the SIO module.
This can reduce the power consumption.
If the SIO operation is executed and then disabled, the settings will be maintained in each
register.
Transmit buffer (at WR operation).
Specified the SIO operation.
Receive buffer (at RD operation).
“0” is read.
TB7/RB7
7
7
0
TB6/RB6
6
6
0
TMPM380/M382 - 27 / 52 -
TB5/RB5
5
5
0
TB7~0 : Transmit buffer/FIFO
RB7~0 : Receive buffer/FIFO
TB4/RB4
4
R
4
0
0
R/W
TB3/RB3
3
3
0
TB2/RB2
2
2
0
TB1/RB1
TMPM380/M382
1
1
0
SIO
operation
0:disabled
1:enabled
TB0/RB0
SIOE
R/W
0
0
0
0

Related parts for TMPM382FSFG