MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 341

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 9
External Bus Interface
The MPC561/MPC563 external bus is a synchronous, burstable bus. Signals driven on this bus must
adhere to the setup and hold time relative to the bus clock’s rising edge. The bus has the ability to support
multiple masters. The MPC561/MPC563 external bus interface architecture supports byte, half-word, and
word operands allowing access to 8-, 16-, and 32-bit data ports through the use of synchronous cycles
controlled by the size outputs (TSIZ0, TSIZ1). For accesses to 16- and 8-bit ports, the slave must be
controlled by the memory controller. For more information, refer to
Characteristics.”
9.1
The external bus interface features are listed below:
9.2
The bus transfers information between the MPC561/MPC563 and external memory of a peripheral device.
External devices can accept or provide 8, 16, and 32 data bits in parallel and must follow the handshake
protocol described in this section. The maximum number of bits accepted or provided during a bus transfer
is defined as the port width.
The MPC561/MPC563 has non-multiplexed address and data buses. Control signals indicate the
beginning and type of the cycle, as well as the address space and size of the transfer. The selected device
Freescale Semiconductor
32-bit address bus with transfer size indication (only 24 available on pins)
32-bit data bus
Bus arbitration logic on-chip with external master support
Chip-select and wait state generation to support peripheral or static memory devices through the
memory controller
Supports various memory (SRAM, EEPROM) types: synchronous and asynchronous, burstable
and non-burstable
Supports non-wrap bursts with up to four data beats
Flash ROM programming support
Implements the PowerPC ISAarchitecture
Easy to interface to slave devices
Bus is synchronous (all signals are referenced to rising edge of bus clock)
Bus can operate at the same frequency as the internal RCPU core of MPC561/MPC563 or half the
frequency.
Features
Bus Transfer Signals
MPC561/MPC563 Reference Manual, Rev. 1.2
Appendix F, “Electrical
9-1

Related parts for MPC564MZP66