MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 506

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

QADC64E Legacy Mode Operation
13.5.4.3
When the application software wants to execute a single pass through a sequence of conversions defined
by a queue, a single-scan queue operating mode is selected. By programming the MQ field in QACR1 or
QACR2, the following modes can be selected:
In all single-scan queue operating modes, the software must also enable the queue to begin execution by
writing the single-scan enable bit to a one in the queue’s control register. The single-scan enable bits, SSE1
and SSE2, are provided for queue 1 and queue 2 respectively.
Until the single-scan enable bit is set, any trigger events for that queue are ignored. The single-scan enable
bit may be set to a one during the write cycle, which selects the single-scan queue operating mode. The
single-scan enable bit is set through software, but will always read as a zero. Once set, writing the
single-scan enable bit to zero has no effect. Only the QADC64E can clear the single-scan enable bit. The
completion flag, completion interrupt, or queue status are used to determine when the queue has
completed.
After the single-scan enable bit is set, a trigger event causes the QADC64E to begin execution with the
first CCW in the queue. The single-scan enable bit remains set until the queue is completed. After the
queue reaches completion, the QADC64E resets the single-scan enable bit to zero. If the single-scan
enable bit is written to a one or a zero by the software before the queue scan is complete, the queue is not
affected. However, if the software changes the queue operating mode, the new queue operating mode and
the value of the single-scan enable bit are recognized immediately. The conversion in progress is aborted
and the new queue operating mode takes effect.
In the software-initiated single-scan mode, the writing of a one to the single-scan enable bit causes the
QADC64E to internally generate a trigger event and the queue execution begins immediately. In the other
single-scan queue operating modes, once the single-scan enable bit is written, the selected trigger event
must occur before the queue can start. The single-scan enable bit allows the entire queue to be scanned
once. A trigger overrun is captured if a trigger event occurs during queue execution in an edge-sensitive
external trigger mode or a periodic/interval timer mode.
In the periodic/interval timer single-scan mode, the next expiration of the timer is the trigger event for the
queue. After the queue execution is complete, the queue status is shown as idle. The software can restart
the queue by setting the single-scan enable bit to a one. Queue execution begins with the first CCW in the
queue.
13.5.4.3.1
Software can initiate the execution of a scan sequence for queue 1 or 2 by selecting the software initiated
single-scan mode, and writing the single-scan enable bit in QACR1 or QACR2. A trigger event is
13-42
•
•
•
•
Software initiated single-scan mode
External trigger single-scan mode
External gated single-scan mode
Periodic/Interval timer single-scan mode
Single-Scan Modes
Queue 2 cannot be programmed for external gated single-scan mode.
Software Initiated Single-Scan Mode
MPC561/MPC563 Reference Manual, Rev. 1.2
NOTE
Freescale Semiconductor