SAM9G10 Atmel Corporation, SAM9G10 Datasheet - Page 412

• Manufacturer Part Number: SAM9G10
• Manufacturer: Atmel Corporation

Specifications of SAM9G10

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 266 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 4
• Ssc: 3
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

29.14 Asynchronous Page Mode
29.14.1
Figure 29-34. Page Mode Read Protocol (Address MSB and LSB are defined in
412
412
SAM9G35
SAM9G35
Protocol and Timings in Page Mode
A[MSB]
D[31:0]
A[LSB]
MCK
NRD
NCS
The SMC supports asynchronous burst reads in page mode, providing that the page mode is
enabled in the SMC_MODE register (PMEN field). The page size must be configured in the
SMC_MODE register (PS field) to 4, 8, 16 or 32 bytes.
The page defines a set of consecutive bytes into memory. A 4-byte page (resp. 8-, 16-, 32-byte
page) is always aligned to 4-byte boundaries (resp. 8-, 16-, 32-byte boundaries) of memory. The
MSB of data address defines the address of the page in memory, the LSB of address define the
address of the data in the page as detailed in
With page mode memory devices, the first access to one page (t
quent accesses to the page (t
enables the user to define different read timings for the first access within one page, and next
accesses within the page.
Table 29-6.
Notes:
Figure 29-34
The NRD and NCS signals are held low during all read transfers, whatever the programmed val-
ues of the setup and hold timings in the User Interface may be. Moreover, the NRD and NCS
Page Size
4 bytes
8 bytes
16 bytes
32 bytes
1. A denotes the address bus of the memory device
2. For 16-bit devices, the bit 0 of address is ignored. For 32-bit devices, bits [1:0] are ignored.
NCS_RD_PULSE
shows the NRD and NCS timings in page mode access.
Page Address and Data Address within a Page
tpa
Page Address
A[25:2]
A[25:3]
A[25:4]
A[25:5]
sa
) as shown in
(1)
NRD_PULSE
tsa
Table
Figure
29-6.
Data Address in the Page
A[1:0]
A[2:0]
A[3:0]
A[4:0]
Table
29-34. When in page mode, the SMC
NRD_PULSE
29-6)
pa
tsa
) takes longer than the subse-
11053B–ATARM–22-Sep-11
11053B–ATARM–22-Sep-11
(2)