MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 228

• Manufacturer Part Number: MK30DN512ZVLK10
• Description: ARM Microcontrollers - MCU KINETIS 512K SLCD
• Manufacturer: Freescale Semiconductor

Specifications of MK30DN512ZVLK10

• Core: ARM Cortex M4
• Processor Series: K30
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 128 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-80
• Mounting Style: SMD/SMT

Memory map and register definition
228
4004_900C
4004_901C
4004_902C
4004_903C
4004_904C
4004_905C
4004_906C
4004_907C
4004_9010
4004_9014
4004_9018
4004_9020
4004_9024
4004_9028
4004_9030
4004_9034
4004_9038
4004_9040
4004_9044
4004_9048
4004_9050
4004_9054
4004_9058
4004_9060
4004_9064
4004_9068
4004_9070
4004_9074
4004_9078
4004_9080
4004_9084
Absolute
address
(hex)
Pin Control Register n (PORTA_PCR3)
Pin Control Register n (PORTA_PCR4)
Pin Control Register n (PORTA_PCR5)
Pin Control Register n (PORTA_PCR6)
Pin Control Register n (PORTA_PCR7)
Pin Control Register n (PORTA_PCR8)
Pin Control Register n (PORTA_PCR9)
Pin Control Register n (PORTA_PCR10)
Pin Control Register n (PORTA_PCR11)
Pin Control Register n (PORTA_PCR12)
Pin Control Register n (PORTA_PCR13)
Pin Control Register n (PORTA_PCR14)
Pin Control Register n (PORTA_PCR15)
Pin Control Register n (PORTA_PCR16)
Pin Control Register n (PORTA_PCR17)
Pin Control Register n (PORTA_PCR18)
Pin Control Register n (PORTA_PCR19)
Pin Control Register n (PORTA_PCR20)
Pin Control Register n (PORTA_PCR21)
Pin Control Register n (PORTA_PCR22)
Pin Control Register n (PORTA_PCR23)
Pin Control Register n (PORTA_PCR24)
Pin Control Register n (PORTA_PCR25)
Pin Control Register n (PORTA_PCR26)
Pin Control Register n (PORTA_PCR27)
Pin Control Register n (PORTA_PCR28)
Pin Control Register n (PORTA_PCR29)
Pin Control Register n (PORTA_PCR30)
Pin Control Register n (PORTA_PCR31)
Global Pin Control Low Register (PORTA_GPCLR)
Global Pin Control High Register (PORTA_GPCHR)
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
Register name
PORT memory map (continued)
Table continues on the next page...
(in bits)
Width
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Access
(always
(always
reads
zero)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
W
Freescale Semiconductor, Inc.
Reset value
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.2/236
11.4.3/237
Section/
page