MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 233

• Manufacturer Part Number: MK30DN512ZVLK10
• Description: ARM Microcontrollers - MCU KINETIS 512K SLCD
• Manufacturer: Freescale Semiconductor

Specifications of MK30DN512ZVLK10

• Core: ARM Cortex M4
• Processor Series: K30
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 128 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-80
• Mounting Style: SMD/SMT

Freescale Semiconductor, Inc.
4004_D01C
4004_D02C
4004_D03C
4004_D04C
4004_D05C
4004_D06C
4004_D07C
4004_D010
4004_D014
4004_D018
4004_D020
4004_D024
4004_D028
4004_D030
4004_D034
4004_D038
4004_D040
4004_D044
4004_D048
4004_D050
4004_D054
4004_D058
4004_D060
4004_D064
4004_D068
4004_D070
4004_D074
4004_D078
4004_D080
4004_D084
Absolute
address
(hex)
Pin Control Register n (PORTE_PCR4)
Pin Control Register n (PORTE_PCR5)
Pin Control Register n (PORTE_PCR6)
Pin Control Register n (PORTE_PCR7)
Pin Control Register n (PORTE_PCR8)
Pin Control Register n (PORTE_PCR9)
Pin Control Register n (PORTE_PCR10)
Pin Control Register n (PORTE_PCR11)
Pin Control Register n (PORTE_PCR12)
Pin Control Register n (PORTE_PCR13)
Pin Control Register n (PORTE_PCR14)
Pin Control Register n (PORTE_PCR15)
Pin Control Register n (PORTE_PCR16)
Pin Control Register n (PORTE_PCR17)
Pin Control Register n (PORTE_PCR18)
Pin Control Register n (PORTE_PCR19)
Pin Control Register n (PORTE_PCR20)
Pin Control Register n (PORTE_PCR21)
Pin Control Register n (PORTE_PCR22)
Pin Control Register n (PORTE_PCR23)
Pin Control Register n (PORTE_PCR24)
Pin Control Register n (PORTE_PCR25)
Pin Control Register n (PORTE_PCR26)
Pin Control Register n (PORTE_PCR27)
Pin Control Register n (PORTE_PCR28)
Pin Control Register n (PORTE_PCR29)
Pin Control Register n (PORTE_PCR30)
Pin Control Register n (PORTE_PCR31)
Global Pin Control Low Register (PORTE_GPCLR)
Global Pin Control High Register (PORTE_GPCHR)
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
Register name
PORT memory map (continued)
Table continues on the next page...
Chapter 11 Port control and interrupts (PORT)
(in bits)
Width
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Access
(always
(always
reads
reads
zero)
zero)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
W
Reset value
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.1/234
11.4.2/236
11.4.3/237
Section/
page
233