M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 10

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Table 1.3
Rev.2.00
REJ03B0005-0200
Port
P0
P1
P2
P3
P4
P5
Power supply input
CPU mode switch
External data bus width select
input
Reset input
Clock input
Clock output
Analog power supply input
Reference voltage input
Low pass filter
USB power supply input
Vbus detect
USB D+
USB D-
I/O port
Data bus
AND Flash control
I/O port
Data bus
AND Flash control
I/O port
Address bus
I/O port
Address bus
I/O port
Address bus
Chip select
I/O port
Bus control
Pin description
Oct 16, 2006
Function
page 8 of 264
Pin Name
Vcc
Vss
CNVss
BYTE
RESET
X
X
AVcc
AVss
V
LPF
UVcc
VbusDTCT
USB D+
USB D-
P0
D
AND_DATA0 to 7
P1
D
AND_SC
AND_WE
AND_OE
P2
A
P3
A
P4
A
CS0 to CS3
P5
WRL/WR
WRH/BHE
RD
BCLK
HOLD
HLDA
ALE
RDY
IN
OUT
REF
0
8
16
0
8
0
0
0
0
0
0
to A
to A
to D
to D
to A
to P0
to P1
to P2
to P3
to P4
to P5
7
15
7
15
19
7
7
7
7
7
7
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
Data is written when WR is "L". Data is read when RD is "L". Odd addresses are
accessed when BHE is "L". Use this mode when using an 8-bit external data bus.
3.0 to 3.6V
0V
Connect to Vss: single-chip or memory expansion mode
Connect to Vcc: Microprocessor mode only
Selects external memory data bus width.
Connect to Vss: 16-bit.
Connect to Vcc: 8-bit.
"L" resets the microcomputer.
These pins support the main clock generating circuit. Connect a crystal between
the X
the X
Connect to Vcc.
Connect to Vss.
This is a reference voltage for A/D converter.
Loop filter for the frequency synthesizer circuit.
Power pin for USB
Detects USB host power
USB D+ voltage line interface
USB D- voltage line interface
This is an 8-bit CMOS I/O port. The input/output port direction register allows
each pin to be set individually. When used for input, the port can be set to
include internal pull-up resistors in 4-pin blocks.
These pins input and output 8 low-order data bits when set as a separate bus.
Data pins for communicating with AND type flash memory devices
This is an 8-bit I/O port equivalent to P0.
These pins input and output 8 high-order data bits when set as a separate bus.
Control signal pins for communicating with AND type flash memory devices
This is an 8-bit I/O port equivalent to P0.
These pins output 8 low-order address bits.
This is an 8-bit I/O port equivalent to P0.
These pins output 8 middle-order address bits.
This is an 8-bit I/O port equivalent to P0.
These pins output 4 high-order address bits.
P4
This is an 8-bit I/O port equivalent to P0.
Ouput WRL, WRH (WR, BHE), and RD bus control signals. Using WRL and
WRH or WR and BHE can be switched using software control.
Output operation clock for the CPU.
The HLDA pin output is "L" while the MCU is in the hold state.
The ALE pin can be used to latch the address.
With a 16-bit external data bus, data is written to even addresses when the
WRL signal is "L", and to the odd addresses when the WRH signal is "L". Data
is read when RD is "L".
While the HOLD pin input is "L", the MCU is placed in the Hold state.
While the RDY pin input is "L", the MCU is in the ready state.
4
to P4
WR, BHE, and RD selected.
WRL, WRH, and RD selected.
IN
OUT
and X
pin open.
7
are chip select output pins that specify access areas.
OUT
pins. To use an external clock, input it to the X
Description
IN
pin and leave
Description

Related parts for M30245FCGP#U1