M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 148

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Rev.2.00
REJ03B0005-0200
Figure 1.106. I
SDAi
SCLi
This diagram applies to the case where the UiMR register’s SMD2 to SMD0 bits=010
IICM
IICM2, SWC, ALS, SWC2, SDHI
STSPSEL, ACKD, ACKC
i=0 to 3
Note: In I
Oct 16, 2006
2
C master mode, the port terminal is to be readable even if "1" is assigned to P6
2
C mode functional block diagram
Noise
Filter
Noise
Filter
Delay
circuit
ACKD register
ACK=1
IICM=1
IICM=0
page 146 of 264
Falling edge
detection
UARTi
STSPSEL=0
I/O port
STSPSEL=1
STSPSEL=0
Stop condition
detection
Start condition
detection
ACK=0
: UiSMR register bit
: UiSMR2 register bit
: UiSMR4 register bit
STSPSEL=1
D
T
Q
Q
R
SDHI
Port register
(Note)
Internal clock
Arbitration
External
clock
ALS
SWC2
R
S
S
R
CLK
control
Q
Reception register
Start and stop condition generation block
Transmission
register
SDA
SCL
UARTi
9th bit falling edge
BUS
busy
UARTi
STSP
STSP
UARTi
SWC
2
9th bit
and the UiSMR register’s IICM bit=1.
D
D
T
T
2
, P6
Q
Q
6
IICM2=1
, P7
ACK
1
, P7
IICM=1 and
IICM2=0
NACK
IICM2=1
IICM=1 and
IICM2=0
5
of the direction register
I
2
C Bus interface mode
Start/stop condition detection
interrupt request
DMAi request
UARTi transmission
NACK interrupt request
DMAi request
UARTi receive
ACK interrupt request
DMA1 request

Related parts for M30245FCGP#U1