M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 45

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Table 1.25. Port status during wait mode
Rev.2.00
REJ03B0005-0200
Address bus, data bus, CS0 to CS3
RD, WR, BHE, WRL, WRH
HLDA, BCLK
ALE
Port
BCLK Status transition
Wait Mode
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table
1.26 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.
When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 0006
changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-
speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the
operational modes of BCLK.
When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode,
oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit
and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power
dissipation to be reduced. However, the peripherial function clock f
does not contribute to any power savings. When the MCU is running in low-speed or low power dissipiation mode,
do not enter WAIT mode with this bit set to "1". Table 1.25 shows the status of the ports in wait mode.
Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, that interrupt
must first be enabled and the interrupt priority levels of all other interrupts that are not used to cancel wait mode must
be set to "0". When returning from an interrupt, the microcomputer restarts using as BCLK the clock that had been
selected when the WAIT instruction was executed, and the program continues from the interrupt routine. If only a
hardware reset or NMI interrupt is used to cancel wait mode, change the priority level of all interrupts to "0", then shift
to wait mode.
Oct 16, 2006
Pin
_______
page 43 of 264
Retains sta tus before wait mode
“H”
“H”
“H”
Retains sta tus before wait mode
Memory expansion mode
Microprocessor mode
C32
does not stop during wait mode and thus
Retains status before wait mode
Single-chip mode
System Clock
16
)

Related parts for M30245FCGP#U1