M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 43

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Figure 1.21.
Rev.2.00
REJ03B0005-0200
System clock control registers
Figure 1.21 shows the system clock control registers 0 and 1.
Oct 16, 2006
Clock control registers 0 and 1
System clock control register 0 (Note 1)
System clock control register 1 (Note 1)
b7
b7
b6
b6
b5
b5
page 41 of 264
b4
b4
0
b3
b3
0
b2
b2
0
b1
b1
0 0
0
b0
b0
Note 1: Set bit "0" of the protect register (address 000A
Note 2: This bit changes to "1" when shifting from high-speed/medium speed mode to stop mode an
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006
Note 4: If this bit is set to "1", X
Note 1: Set bit 0 of the protect register (address 000A
Note 2: Changes to "1" when changing to Stop mode and Reset.
Note 3: When entering power saving mode, main clock is stopped using this bit. When returning from
Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is
Note 5: If this bit is set to "1", X
Note 6: This bit changes to "1" when changing from high-speed/medium mode to stop mode and at
Note 7: Set Port Xc select bit (CM04) to "1" and stabilize the sub clock oscillating before setting to
Note 8: fc32 is not included. Do not set to "1" when using low-speed or low power dissipation mode.
CM10
Reserved bit
CM15
CM16
CM17
Bit Symbol
Bit Symbol
CM02
CM03
CM04
CM05
CM06
CM07
Symbol
Reserved bit
CM0
at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value
before stop mode is retained.
"1", divide mode is fixed at 8.
X
Symbol
CM1
CIN
stop mode and operating in X
by itself, set system clock select bit (CM07) to "1" before setting this bit to "1".
acceptable.
so X
reset. When shifting from low-speed/low power dissipation mode to stop mode, the value
before stop mode is retained.
this bit from "0" to "1". Do not write to both bits at the same time. Also, set the main clock
stop bit (CM05) to "0" and stabilize the main clock oscillating before setting this bit from '1"
to "0".
and Xc
IN
becomes pulled up to X
X
select bit (Note 2)
Main clock division select
bit 1 (Note 3)
OUT
All clock stop control bit
(Note 4)
WAIT peripheral function
clock stop bit
X
select bit (Note 2)
Port Xc select bit
Main clock (X
stop bit (Note 3, 4, 5)
Main clock division select
bit 0 (Note 6)
System clock select bit
(Note 7)
IN
CIN
-X
become high impedance state.
OUT
-X
COUT
Bit Name
Bit Name
drive capacity
OUT
OUT
drive capacity
becomes "H" and the built-in feedback resistor is cut off.
IN
becomes "H". The built-in feedback resist o r remains connected,
-X
Address
IN
Address
0006
OUT
OUT
0007
, set this bit to "0". When main clock oscillation is operating
)
("H") using the feedback resistor.
16
16
0 : Clock on
1 : All clocks off (stop mode)
Always set to "0"
0 : LOW
1 : HIGH
b7 b6
0 0 : No division mode
0 1 : Divide-by-2 mode
1 0 : Divide-by-4 mode
1 1 : Divide-by-16 mode
Always set to "0"
0 : Do not stop in wait mode
1 : Stop in wait mode (Note 8)
0 : LOW
1 : HIGH
0 : I/O port
1 : X
0 : On
1 : Off
0 : CM16 and CM17 valid
1 : Divide-by-8 mode
0 : X
1 : X
16
16
) to "1" before writing to this register.
) to "1" before writing to this register.
CIN
IN
CIN
, X
-X
, X
Function
Function
OUT
COUT
COUT
When reset
When reset
generation
48
20
16
16
16
) is "0". If
O O
R W
O O
O O
O O
O O
O O
R W
O O
O O
O O
O O
O O
O O
System Clock

Related parts for M30245FCGP#U1