M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 98

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Figure 1.64. USB Endpoint x OUT FIFO register (EPxOFC)
Figure 1.65. USB Endpoint x IN FIFO Data register (EPxI)
Rev.2.00
REJ03B0005-0200
USB Endpoint x OUT FIFO configuration Register (x = 1 to 4)
USB Endpoint x IN FIFO Data Registers (x = 0 to 4)
The USB Endpoint x OUT FIFO Configuration Register, shown in Figure 1.64, is used to select various FIFO configura-
tions. When double buffer bit is set, the effective buffer size = 2 x BUF_SIZ. Therefore other EP FIFO buffer's starting
locations have to be 2 x BUF_SIZ apart.
The user should ensure:
• Buffer Starting Location + Buffer Size do not exceed the 3K byte boundary.
• Endpoint buffers do not overlap with each other.
The USB Endpoint x IN FIFO Data Registers, shown in Figure 1.65 are the USB IN (transmit) FIFO data registers. The
CPU writes data to these registers for the respective Endpoint IN FIFO.
USB Endpoint x IN FIFO Data register
(b15)
b7
USB Endpoint x OUT FIFO Configuration register
(b15)
0
b7
Oct 16, 2006
0 0 0
page 96 of 264
(b8)
(b8)
b0
b0
b7
b7
b0
b0
Note: Valid for bulk transfer type only
BUF_NUM
BUF_SIZ
DBL_BUF
CONTINUE
Reserved
Bit Symbol
Note 1: Data is undefined if this register is read.
Note 2: Write only to this register with a Word command or a Byte command to the lower 8 bits.
DATA_15-0
Bit Symbol
Symbol
EPxOFC (x = 1 - 4)
Symbol
EPxI (x = 0 - 4)
Do not write a byte of data to the upper 8 bits. (b8 - b15)
Bit Name
FIFO buffer
start number
FIFO buffer size
Double buffer mode
Continuous transfer
mode
EP0 IN FIFO Data
Bit Name
02BC
02CC
02E8
Address
16
16
Select the starting number for the EPx OUT FIFO
(in units of 64 bytes)
000000 : buffer starting location = 0
000001 : buffer starting location = 64
000010 : buffer starting location = 128
......
101111 : buffer starting location = 3008 (last starting number)
Select the buffer size for the EPx OUT FIFO
(in units of 64 bytes)
0000 : buffer size = 64
0001 : buffer size = 128
0010 : buffer size = 192
......
1111 : buffer size = 1024 (largest buffer size)
0 : Disabled
1 : Enabled
0 : Disabled (Note)
1 : Enabled
Must always be set to "0"
, 02C4
, 02D4
02E0
16
, 02EC
Address
16
16
16
, 02E4
,
16,
Function
02F0
16
,
16
Function
When reset
0000
16
When reset
Universal Serial Bus
N/A
R W
X O
R W
O O
O O
O O
O O
O O

Related parts for M30245FCGP#U1