M30245FCGP#U1 Renesas Electronics America, M30245FCGP#U1 Datasheet - Page 134

IC M16C/24 MCU FLSH 128K 100LQFP

M30245FCGP#U1

Manufacturer Part Number
M30245FCGP#U1
Description
IC M16C/24 MCU FLSH 128K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/20r
Datasheet

Specifications of M30245FCGP#U1

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SPI, SSI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
82
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
16 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
82
Interface Type
USB/UART/I2C/SPI
On-chip Adc
8-chx10-bit
Number Of Timers
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30245FCGP#U1M30245FCGP
Manufacturer:
RENESAS
Quantity:
102
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
TDK-EPCOS
Quantity:
54 000
Company:
Part Number:
M30245FCGP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M30245 Group
Table 1.44. Clock synchronous serial I/O mode specifications
Rev.2.00
REJ03B0005-0200
Transfer data format
Transfer clock
Transmission/reception control
Transmission start condition
Receive start condition
Interrupt request generation
timing
Error detection
Select function
Clock synchronous serial I/O mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.44 list the specifica-
tions of the clock synchronous serial I/O mode.
Note 1: "m" denotes the value 00
Note 2: If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit of
Oct 16, 2006
Item
the SiRIC register does not change.
page 132 of 264
CTS function/RTS function/CTS, RTS function not used
Transfer data length: 8-bits
When internal clock is selected (bit 3 at address 03A8
When external clock is selected (bit 3 at 03A8
To start transfer, the following criteria must be met:
-Transmit enable bit (bit 0 at 03AD
-Transmit buffer empty flag (bit 1 at 03AD
-When CTS function selected, CTS input level = "L"
Furthermore, if external clock is selected, the following requirements must also be met:
To start reception, the following requirement must be met:
Furthermore, if external clock is selected, the following requirement must be met:
When transmitting:
When receiving:
Overrun error (Note 2)
CLK polarity selection
LSB first/MSB first selection
Continuous receive mode selection
Switching serial data log
TxD, RxD, I/O polarity reverse
fi/2(m+1) (Note 1)
Input from CLKi pin
-CLKi polarity select bit (bit 6 at 03AC
-CLKi polarity select bit (bit 6 at 03AC
-Receive enable bit (bit 2 at 03AD
-Transmit enable bit (bit 0 at 03AD
-Transmit buffer empty flag (bit 1 at 03AD
-CLKi polarity select bit (bit 6 at 03AC
-CLKi polarity select bit (bit 6 at 03AC
-Transmit interrupt cause select bit (bit 4 at 3AD
when data transfer from UARTi transfer buffer register to UARTi transmit register is complete
-Transmit interrupt cause select bit (bit 4 at 3AD
when data transmission from UARTi transmit register is complete
-Interrupt requested when data transfer from UARTi receive register to UARTi receive buffer register is
completed.
This error occurs if the serial I/O starts receiving the next data and receives the 7th bit of the next
data before reading the UiRB register.
Whether transmit data is output/input at the rising edge or falling edge or the transfer clock can be
selected
Whether transmission/reception begins with bit 0 or bit 7 can be selected
Reception is enabled simultaneously by a read form the receive buffer register
Reverse data when writing to the transmission buffer register or reading the reception buffer register
can selected
This function reverses the TxD port output and RxD port input. All I/O data level is reversed.
16
to FF
16
that is set in the UART bit rate generator.
fi = f1, f8, f32
16
16
16
, 036D
, 036D
, 036D
16
16
16
16
, 036C
, 036C
, 036C
, 036C
16
16
16
Specification
, 036D
16
16
, 036D
, 033D
, 033D
16
, 033D
16
16
16
16
, 0368
16
16
, 033C
, 033C
, 033C
, 033C
16
, 036D
, 036D
16
16
, 033D
16
16
, 033D
, 032D
16
16
, 032D
, 032D
, 0368
16
16
16
16
, 0338
Clock synchronous serial I/O mode
16
16
, 032C
, 032C
, 032C
, 032C
16
, 033D
, 033D
16
16
, 032D
16
16
, 032D
16
16
) = "1"
) = "1"
) = "1"
, 0338
, 0328
16
16
16
16
16
16
)= "0": CLKi input level = "H"
)= "1": CLKi input level = "L"
)= "0": CLKi input level = "H"
)= "1": CLKi input level = "L"
16
, 032D
, 032D
16
) = "0"
16
) = "0"
16
, 0328
= "1"):
16
16
) = "0": Interrupt requested
) = "1": Interrupt requested
16
="0"):

Related parts for M30245FCGP#U1