ATXMEGA256A3B-MH Atmel, ATXMEGA256A3B-MH Datasheet - Page 48

• Manufacturer Part Number: ATXMEGA256A3B-MH
• Description: MCU AVR 256KB FLASH A3B 64-QFN
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA256A3B-MH

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 49
• Program Memory Size: 256KB (128K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 16x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-MLF®, 64-QFN
• Processor Series: ATXMEGA256x
• Core: AVR8
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, SPI, USART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 49
• Number Of Timers: 7
• Operating Supply Voltage: 1.6 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 8 Channel
• On-chip Dac: 12 bit, 2 Channel
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ATXMEGA256A3B-MU; ATXMEGA256A3B-MU

4.24
4.25
4.26
Table 4-12.
8077H–AVR–12/09
Address
Address
+0x0A
+0x0B
+0x0C
+0x0D
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
+0x08
+0x09
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
+0x08
+0x09
+0x0A
+0x0B
+0x0E
+0x0F
Offset
0x02
0x00
Register Summary - General Purpose I/O Registers
Register Summary - MCU Control
Interrupt Vector Summary - NVM Controller
Name
EVSYSLOCK
AWEXLOCK
Name
JTAGUID
Reserved
Reserved
Reserved
Reserved
MCUCR
NVM Interrupt vectors and their word offset address from the NVM Controller interrupt base
DEVID0
DEVID1
DEVID2
GPIOR10
GPIOR11
GPIOR12
GPIOR13
GPIOR14
GPIOR15
REVID
GPIOR0
GPIOR1
GPIOR2
GPIOR3
GPIOR4
GPIOR5
GPIOR6
GPIOR7
GPIOR8
GPIOR9
SPM_vect
Bit 7
EE_vect
Source
Bit 7
–
–
–
–
–
–
–
–
Bit 6
Bit 6
–
–
–
–
–
–
–
–
Interrupt Description
Non-Volatile Memory SPM Interrupt vector
Non-Volatile Memory EEPROM Interrupt vector
Bit 5
Bit 5
–
–
–
–
–
–
–
–
EVSYS1LOC
Bit 4
Bit 4
–
–
–
–
–
–
–
JTAGUID[7:0]
DEVID0[7:0]
DEVID1[7:0]
DEVID2[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
GPIOR[7:0]
Bit 3
–
–
–
–
–
–
–
Bit 3
AWEXELOCK
Bit 2
Bit 2
–
–
–
–
–
–
REVID[3:0]
Bit 1
Bit 1
–
–
–
–
–
–
–
EVSYS0LOCK
AWEXCLOCK
XMEGA A
JTAGD
Bit 0
Bit 0
–
–
–
–
Page
Page
42
42
42
42
42
42
42
42
42
42
42
42
42
42
42
42
43
43
43
43
44
48
48