r5f21368sdfp Renesas Electronics Corporation., r5f21368sdfp Datasheet - Page 444

• Manufacturer Part Number: r5f21368sdfp
• Description: Renesas Mcu R8c Family / R8c/3xt-a Series
• Manufacturer: Renesas Electronics Corporation.

Under development
R8C/36T-A Group
R01UH0240EJ0001 Rev.0.01
Apr 28, 2011
Figure 20.5
20.3.1.3
20.3.1.4
(1) UFORM Bit in U2C0 Register = 0 (LSB first)
(2) UFORM Bit in U2C0 Register = 1 (MSB first)
The above diagram applies under the following conditions:
• CKPOL bit in U2C0 register = 0 (transmit data is output at the falling edge and receive data is
• U2LCH bit in U2C1 register = 0 (not inverted)
CLK2
TXD2
RXD2
CLK2
TXD2
RXD2
input at the rising edge of the transfer clock)
The transfer format is selected with the UFORM bit in the U2C0 register. Figure 20.5 shows the Transfer
Format.
In continuous receive mode, receive operation is enabled when the receive buffer register is read. It is not
necessary to write dummy data to the transmit buffer register to enable receive operation in this mode.
However, a dummy read of the receive buffer register is required when starting the operating mode.
When the U2RRM bit in the U2C1 register is set to 1 (continuous receive mode), the TI bit in the U2C1 register
is set to 0 (data present in the U2TB register) by reading the U2RB register. If the U2RRM bit is set to 1, do not
write dummy data to the U2TB register by a program.
Set the U2RRM bit in the U2C1 register to 0 (continuous receive mode disabled) before reading the final data in
continuous receive mode during master operation.
Preliminary document
Specifications in this document are tentative and subject to change.
LSB First/MSB First Select Function
Transfer Format
Continuous Receive Mode
D7
D0
D0
D7
D6
D1
D6
D1
D5
D2
D2
D5
D4
D3
D4
D3
D3
D4
D3
D4
D2
D5
D2
D5
D6
D1
D1
D6
20. Serial Interface (UART2)
D0
D7
D7
D0
Page 413 of 725