QG82945GSE S LB2R Intel, QG82945GSE S LB2R Datasheet - Page 160

no-image

QG82945GSE S LB2R

Manufacturer Part Number
QG82945GSE S LB2R
Description
GRAPHICS AND MEM CNTRL HUB; No. of Pins: 998; Package / Case: FCBGA; Interface Type: PCI, SATA, USB
Manufacturer
Intel
Datasheet
6.2.75
6.2.76
6.2.77
160
C1DRAMW - Channel 1 DRAM Width
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
This register determines the width of SDRAM devices populated in each rank of
memory in this channel.
G7SC - Group 7 Strength Control
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
G8SC - Group 8 Strength Control
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
15:8
7:6
5:4
3:2
1:0
Bit
Access
R/W/L
R/W/L
R/W/L
R/W/L
RO
Default
Value
00b
00b
00b
00b
00b
Reserved
Reserved
Reserved
Rank 1 Width:
Width of devices in rank 1 (first DIMM, second side)
00:16-bit wide devices or unpopulated
01:8-bit wide devices
10:Reserved
11:Reserved
Rank 0 Width:
Width of devices in rank 0 (first DIMM, first side)
00:16-bit wide devices or unpopulated
01:8-bit wide devices
10:Reserved
11:Reserved
0/0/0/MCHBAR
48C-48Dh
0000h
R/W/L; RO
16 bits
0/0/0/MCHBAR
490h
44h
R/W/L
8 bits
0/0/0/MCHBAR
498h
44h
R/W/L
8 bits
Description
Device 0 Memory Mapped I/O Register
Datasheet

Related parts for QG82945GSE S LB2R