D12674RVFQ33D Renesas Electronics America, D12674RVFQ33D Datasheet - Page 314

• Manufacturer Part Number: D12674RVFQ33D
• Description: MCU 3V 0K I-TEMP 144-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of D12674RVFQ33D

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: IrDA, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 103
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: HD6412674RVFQ33D; HD6412674RVFQ33D

Section 7 DMA Controller (DMAC)
The functions of MAR, IOAR, ETCR, DMACR, and DMABCR differ according to the transfer
mode (short address mode or full address mode). The transfer mode can be selected by means of
the FAE1 and FAE0 bits in DMABCRH. The register configurations for short address mode and
full address mode of channel 0 are shown in table 7.2.
Table 7.2
FAE0
0
1
Rev. 3.00 Mar 17, 2006 page 262 of 926
REJ09B0283-0300
DMA control register_1A (DMACR_1A)
DMA control register_1B (DMACR_1B)
DMA band control register H (DMABCRH)
DMA band control register L (DMABCRL)
DMA write enable register (DMAWER)
DMA terminal control register (DMATCR)
Description
Short address mode specified (channels 0A and 0B operate independently)
Full address mode specified (channels 0A and 0B operate in combination as channel 0)
Short Address Mode and Full Address Mode (Channel 0)
MAR_0AH
MAR_0BH
MAR_0AH
MAR_0BH
DMACR_0A
ETCR_0A
ETCR_0B
ETCR_0A
ETCR_0B
IOAR_0A
IOAR_0B
IOAR_0A
IOAR_0B
MAR_0AL
MAR_0BL
MAR_0AL
MAR_0BL
DMACR_0A
DMACR_0B
DMACR_0B
Specifies transfer source/transfer destination address
Specifies transfer destination/transfer source address
Specifies number of transfers
Specifies transfer size, mode, activation source.
Specifies transfer source/transfer destination address
Specifies transfer destination/transfer source address
Specifies number of transfers
Specifies transfer size, mode, activation source.
Specifies transfer source address
Specifies transfer destination address
Not used
Not used
Specifies number of transfers
Specifies number of transfers (used in block transfer
mode only)
Specifies transfer size, mode, activation source, etc.