D12674RVFQ33D Renesas Electronics America, D12674RVFQ33D Datasheet - Page 778

• Manufacturer Part Number: D12674RVFQ33D
• Description: MCU 3V 0K I-TEMP 144-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of D12674RVFQ33D

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: IrDA, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 103
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: HD6412674RVFQ33D; HD6412674RVFQ33D

Section 15 Serial Communication Interface (SCI, IrDA)
15.7.7
Data reception in Smart Card interface mode uses the same operation procedure as for normal
serial communication interface mode. Figure 15.29 illustrates the retransfer operation when the
SCI is in receive mode.
1. If an error is found when the received parity bit is checked, the PER bit in SSR is
2. The RDRF bit in SSR is not set for a frame in which an error has occurred.
3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1.
Figure 15.30 shows a flowchart for reception. The sequence of receive operations can be
performed automatically by specifying the DTC or DMAC to be activated with an RXI interrupt
source. In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR
is set to 1. If the RXI request is designated beforehand as a DTC or DMAC activation source, the
DTC or DMAC will be activated by the RXI request, and transfer of the receive data will be
carried out. The RDRF flag is cleared to 0 automatically when data transfer is performed by the
DTC or DMAC. If an error occurs in receive mode and the ORER or PER flag is set to 1, a
transfer error interrupt (ERI) request will be generated, and so the error flag must be cleared to 0.
In the event of an error, the DTC or DMAC is not activated and receive data is skipped. Therefore,
receive data is transferred for only the specified number of bytes in the event of an error. Even
when a parity error occurs in receive mode and the PER flag is set to 1, the data that has been
received is transferred to RDR and can be read from there.
Note: For details on receive operations in block transfer mode, refer to section 15.4, Operation in
Rev. 3.00 Mar 17, 2006 page 726 of 926
REJ09B0283-0300
automatically set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is
generated. The PER bit in SSR should be cleared to 0 before the next parity bit is sampled.
The receive operation is judged to have been completed normally, and the RDRF flag in SSR
is automatically set to 1. If the RIE bit in SCR is set at this time, an RXI interrupt request is
generated.
Asynchronous Mode.
RDRF
PER
Serial Data Reception (Except for Block Transfer Mode)
Ds
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
Figure 15.29 Retransfer Operation in SCI Receive Mode
nth transfer frame
[2]
[1]
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Retransferred frame
(DE)
[4]
[3]
Ds D0 D1 D2 D3 D4
Transfer
frame n+1