NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 288

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
7.1.52
288
D31IP—Device 31 Interrupt Pin Register
Offset Address: 3100–3103h
Default Value:
31:16
27:24
23:20
19:16
15:12
11:8
7:4
3:0
Bit
Reserved
Thermal Throttle Pin (TTIP) — R/W. This field indicates which pin the Thermal
Throttle controller drives as its interrupt.
0h = No interrupt
1h = INTA#
2h = INTB# (Default)
3h = INTC#
4h = INTD#
5h–Fh = Reserved
SATA Pin 2 (SIP2) — R/W. This field indicates which pin the SATA controller 2
drives as its interrupt.
0h = No interrupt.
1h = INTA#
2h = INTB# (Default)
3h = INTC#
4h = INTD#
5h–Fh = Reserved
Reserved
SM Bus Pin (SMIP) — R/W. This field indicates which pin the SMBus controller
drives as its interrupt.
0h = No interrupt
1h = INTA#
2h = INTB# (Default)
3h = INTC#
4h = INTD#
5h–Fh = Reserved
SATA Pin (SIP) — R/W. This field indicates which pin the SATA controller drives as
its interrupt.
0h = No interrupt
1h = INTA#
2h = INTB# (Default)
3h = INTC#
4h = INTD#
5h–Fh = Reserved
PATA Pin (SMIP) — R/W. This field indicates which pin the PATA controller drives as
its interrupt.
0h = No interrupt
1h = INTA# (Default)
2h = INTB#
3h = INTC#
4h = INTD#
5h–Fh = Reserved
LPC Bridge Pin (PIP) — RO. Currently, the LPC bridge does not generate an interrupt,
so this field is read-only and 0.
03243210h
Description
Attribute:
Size:
Chipset Configuration Registers
R/W, RO
32-bit
Intel
®
ICH8 Family Datasheet

Related parts for NH82801HBM S LB9A