NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 552

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
13.1.26
13.1.27
f
552
PID—PCI Power Management Capability Identification
Register (SATA–D31:F5)
Address Offset: 70h–71h
Default Value:
PC—PCI Power Management Capabilities Register
(SATA–D31:F5)
Address Offset: 72h
Default Value:
15:11
11:8
15:8
Bits
Bits
7:4
Bit
7:0
8:6
2:0
10
3
2
1
0
9
5
4
3
Reserved
Scratchpad (SP1). ICH8 does not perform any action on these bits.
Secondary Drive 1 Base Clock (SCB1) — R/W.
0 = 33 MHz base clock for Ultra ATA timings.
1 = 66 MHz base clock for Ultra ATA timings
Secondary Drive 0 Base Clock (SCBO) — R/W.
0 = 33 MHz base clock for Ultra ATA timings.
1 = 66 MHz base clock for Ultra ATA timings
Primary Drive 1 Base Clock (PCB1) — R/W.
0 = 33 MHz base clock for Ultra ATA timings.
1 = 66 MHz base clock for Ultra ATA timings
Primary Drive 0 Base Clock (PCB0) — R/W.
0 = 33 MHz base clock for Ultra ATA timings.
1 = 66 MHz base clock for Ultra ATA timings
Next Capability (NEXT) — RO.
00h — This is the last item in the list.
Capability ID (CID) — RO. Indicates that this pointer is a PCI power management.
PME Support (PME_SUP) — RO. Indicates PME# can be generated from the D3
in the SATA host controller.
D2 Support (D2_SUP) — RO. Hardwired to 0. The D2 state is not supported
D1 Support (D1_SUP) — RO. Hardwired to 0. The D1 state is not supported
Auxiliary Current (AUX_CUR) — RO. PME# from D3COLD state is not supported,
therefore this field is 000b.
Device Specific Initialization (DSI) — RO. Hardwired to 0 to indicate that no device-
specific initialization is required.
Reserved
PME Clock (PME_CLK) — RO. Hardwired to 0 to indicate that PCI clock is not required to
generate PME#.
Version (VER) — RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI
Power Management Specification.
0001h
4003h
73h
Description
Description
Description
Attribute:
Size:
Attribute:
Size:
SATA Controller Registers (D31:F5)
RO
16 bits
RO
16 bits
Intel
®
ICH8 Family Datasheet
HOT
state

Related parts for NH82801HBM S LB9A