NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 623

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
EHCI Controller Registers (D29:F7, D26:F7)
15.2.3.3
15.2.3.4
Intel
®
ICH8 Family Datasheet
DATABUF[7:0]—Data Buffer Bytes[7:0] Register
Offset:
Default Value:
This register can be accessed as 8 separate 8-bit registers or 2 separate 32-bit register.
CONFIG—Configuration Register
Offset:
Default Value:
63:0
31:15
14:8
Bit
7:4
3:0
Bit
DATABUFFER[63:0] — R/W. This field is the 8 bytes of the data buffer. Bits 7:0
correspond to least significant byte (byte 0). Bits 63:56 correspond to the most
significant byte (byte 7).
The bytes in the Data Buffer must be written with data before software initiates a write
request. For a read request, the Data Buffer contains valid data when DONE_STS bit
(offset A0, bit 16) is cleared by the hardware, ERROR_GOOD#_STS (offset A0, bit 6)
is cleared by the hardware, and the DATA_LENGTH_CNT field (offset A0, bits 3:0)
indicates the number of bytes that are valid.
Reserved
USB_ADDRESS_CNF — R/W. This 7-bit field identifies the USB device address used
by the controller for all Token PID generation. (Default = 7Fh)
Reserved
USB_ENDPOINT_CNF — R/W. This 4-bit field identifies the endpoint used by the
controller for all Token PID generation. (Default = 01h)
MEM_BASE + A8h–AFh
0000000000000000h
MEM_BASE + B0–B3h
00007F01h
§ §
Description
Description
Attribute:
Size:
Attribute:
Size:
R/W
64 bits
R/W
32 bits
623

Related parts for NH82801HBM S LB9A