NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 592

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
15.1.16
15.1.17
592
PWR_CAPID—PCI Power Management Capability ID
Register (USB EHCI—D29:F7, D26:F7)
Address Offset: 50h
Default Value:
NXT_PTR1—Next Item Pointer #1 Register
(USB EHCI—D29:F7, D26:F7)
Address Offset: 51h
Default Value:
7:0
Bit
7:0
Bit
Power Management Capability ID — RO. A value of 01h indicates that this is a PCI
Power Management capabilities field.
Next Item Pointer 1 Value — R/W (special). This register defaults to 58h, which
indicates that the next capability registers begin at configuration offset 58h. This
register is writable when the WRT_RDONLY bit (D29:F7, D26:F7:80h, bit 0) is set. This
allows BIOS to effectively hide the Debug Port capability registers, if necessary. This
register should only be written during system initialization before the plug-and-play
software has enabled any master-initiated traffic. Only values of 58h (Debug Port
visible) and 00h (Debug Port invisible) are expected to be programmed in this register.
NOTE: Register not reset by D3-to-D0 warm reset.
01h
58h
Description
Description
Attribute:
Size:
Attribute:
Size:
EHCI Controller Registers (D29:F7, D26:F7)
RO
8 bits
R/W (special)
8 bits
Intel
®
ICH8 Family Datasheet

Related parts for NH82801HBM S LB9A