NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 328

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
9.1.11
9.1.12
328
SS—Sub System Identifiers Register (LPC I/F—D31:F0)
Offset Address: 2Ch
Default Value:
This register is initialized to logic 0 by the assertion of PLTRST#. This register can be
written only once after PLTRST# de-assertion.
PMBASE—ACPI Base Address Register (LPC I/F—D31:F0)
Offset Address: 40h
Default Value:
Lockable:
Sets base address for ACPI I/O registers, GPIO registers and TCO I/O registers. These
registers can be mapped anywhere in the 64-K I/O space on 128-byte boundaries.
31:16
15:0
31:16
Bit
15:7
6:1
Bit
0
Subsystem ID (SSID) — R/WO This is written by BIOS. No hardware action taken on
this value.
Subsystem Vendor ID (SSVID) — R/WO This is written by BIOS. No hardware action
taken on this value.
Reserved
Base Address — R/W. This field provides 128 bytes of I/O space for ACPI, GPIO, and
TCO logic. This is placed on a 128-byte boundary.
Reserved
Resource Type Indicator (RTE) — RO. Hardwired to 1 to indicate I/O space.
00000000h
00000001h
No
43h
2Fh
Description
Description
Attribute:
Size:
Attribute:
Size:
Usage:
Power Well:
LPC Interface Bridge Registers (D31:F0)
R/WO
32 bits
R/W, RO
32 bit
ACPI, Legacy
Core
Intel
®
ICH8 Family Datasheet

Related parts for NH82801HBM S LB9A