NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 599

• Manufacturer Part Number: NH82801HBM S LB9A
• Description: CONTROLLER HUB, ICH8M, I/O, 82801HBM
• Manufacturer: Intel

Specifications of NH82801HBM S LB9A

• Power Dissipation Pd: 2.4W
• Digital Ic Case Style: BGA
• No. Of Pins: 676
• Pci Bus Type: I/O Controller Hub
• Pci Express Base Spec: PCIe 1.1
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

EHCI Controller Registers (D29:F7, D26:F7)
Intel
®
ICH8 Family Datasheet
12:6
Bit
15
14
13
5
4
3
2
1
0
SMI on BAR Enable — R/W.
0 = Disable.
1 = Enable. When this bit is 1 and SMI on BAR (D29:F7, D26:F7:6Ch, bit 31) is 1, then
SMI on PCI Command Enable — R/W.
0 = Disable.
1 = Enable. When this bit is 1 and SMI on PCI Command (D29:F7, D26:F7:6Ch, bit 30)
SMI on OS Ownership Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1 AND the OS Ownership Change bit (D29:F7,
Reserved — RO. Hardwired to 00h
SMI on Async Advance Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on Async Advance bit (D29:F7,
SMI on Host System Error Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on Host System Error (D29:F7,
SMI on Frame List Rollover Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on Frame List Rollover bit (D29:F7,
SMI on Port Change Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on Port Change Detect bit (D29:F7,
SMI on USB Error Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on USB Error bit (D29:F7, D26:F7:6Ch,
SMI on USB Complete Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1, and the SMI on USB Complete bit (D29:F7,
the host controller will issue an SMI.
is 1, then the host controller will issue an SMI.
D26:F7:6Ch, bit 29) is 1, the host controller will issue an SMI.
D26:F7:6Ch, bit 21) is a 1, the host controller will issue an SMI immediately.
D26:F7:6Ch, bit 20) is a 1, the host controller will issue an SMI.
D26:F7:6Ch, bit 19) is a 1, the host controller will issue an SMI.
D26:F7:6Ch, bit 18) is a 1, the host controller will issue an SMI.
bit 17) is a 1, the host controller will issue an SMI immediately.
D26:F7:6Ch, bit 16) is a 1, the host controller will issue an SMI immediately.
Description
599