NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 354

• Manufacturer Part Number: NH82801HBM S LB9A
• Description: CONTROLLER HUB, ICH8M, I/O, 82801HBM
• Manufacturer: Intel

Specifications of NH82801HBM S LB9A

• Power Dissipation Pd: 2.4W
• Digital Ic Case Style: BGA
• No. Of Pins: 676
• Pci Bus Type: I/O Controller Hub
• Pci Express Base Spec: PCIe 1.1
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

354
to 0. If both are latched, the first read operation from that counter returns the latched
status. The next one or two reads, depending on whether the counter is programmed
for one or two byte counts, returns the latched count. Subsequent reads return an
unlatched count.
LTCH_CMD—Counter Latch Command (LPC I/F—D31:F0)
The Counter Latch Command latches the current count value. This command is used to
ensure that the count read from the counter is accurate. The count value is then read
from each counter's count register through the Counter Ports Access Ports Register
(40h for counter 0, 41h for counter 1, and 42h for counter 2). The count must be read
according to the programmed format, i.e., if the counter is programmed for two byte
counts, two bytes must be read. The two bytes do not have to be read one right after
the other (read, write, or programming operations for other counters may be inserted
between the reads). If a counter is latched once and then latched again before the
count is read, the second Counter Latch Command is ignored.
7:6
7:6
5:4
3:0
Bit
Bit
5
4
3
2
1
0
Read Back Command. Must be 11 to select the Read Back Command
Latch Count of Selected Counters.
0 = Current count value of the selected counters will be latched
1 = Current count will not be latched
Latch Status of Selected Counters.
0 = Status of the selected counters will be latched
1 = Status will not be latched
Counter 2 Select.
1 = Counter 2 count and/or status will be latched
Counter 1 Select.
1 = Counter 1 count and/or status will be latched
Counter 0 Select.
1 = Counter 0 count and/or status will be latched.
Reserved. Must be 0.
Counter Selection. These bits select the counter for latching. If “11” is written, then
the write is interpreted as a read back command.
00 = Counter 0
01 = Counter 1
10 = Counter 2
Counter Latch Command.
00 = Selects the Counter Latch Command.
Reserved. Must be 0.
Description
Description
LPC Interface Bridge Registers (D31:F0)
Intel
®
ICH8 Family Datasheet