NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 601

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
EHCI Controller Registers (D29:F7, D26:F7)
15.1.29
Intel
®
ICH8 Family Datasheet
ACCESS_CNTL—Access Control Register
(USB EHCI—D29:F7, D26:F7)
Address Offset:
Default Value:
7:1
Bit
0
Bit
3
2
1
0
Reserved
WRT_RDONLY — R/W. When set to 1, this bit enables a select group of normally read-
only registers in the EHC function to be written by software. Registers that may only be
written when this mode is entered are noted in the summary tables and detailed
description as “Read/Write-Special”. The registers fall into two categories:
1.
2.
SMI on Periodic Enable — R/W.
0 = Disable.
1 = Enable. When this bit is 1 and SMI on Periodic is 1, then the host controller
SMI on CF Enable — R/W.
0 = Disable.
1 = Enable. When this bit is 1 and SMI on CF is 1, then the host controller will
SMI on HCHalted Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1 and SMI on HCHalted is 1, then the host
SMI on HCReset Enable — R/W.
0 = Disable.
1 = Enable. When this bit is a 1 and SMI on HCReset is 1, then host controller
System-configured parameters, and
Status bits
80h
00h
will issue an SMI.
issue an SMI.
controller will issue an SMI.
will issue an SMI.
Description
Description
Attribute:
Size:
R/W
8 bits
601

Related parts for NH82801HBM S LB9A