NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 767

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Serial Peripheral Interface (SPI)
20.2.3
20.2.3.1
20.2.3.2
Intel
®
ICH8 Family Datasheet
Flash Descriptor Region Section
The following section of the Flash Descriptor is used to identify the different Flash
Regions
Flash Regions:
FLREG0—Flash Region 0 (Flash Descriptor) Register
(Flash Descriptor Memory Mapped Configuration Registers)
Memory Address:FRBA + 000h
FLREG1—Flash Region 1 (BIOS) Register
(Flash Descriptor Memory Mapped Configuration Registers)
Memory Address:FRBA + 004h
31:29
28:16
15:13
12:0
31:29
28:16
15:13
12:0
• If a particular region is not using SPI Flash, the particular region should be disabled
• For each region except FLREG0, the Flash Controller must have a default Region
Bits
Bits
by setting the Region Base to all 1's, and the Region Limit to all 0's (base is higher
than the limit)
Base of FFFh and the Region Limit to 000h within the Flash Controller in case the
Number of Regions specifies that a region is not used.
Reserved
Region Limit: This field specifies address bits 24:12 for the Region Limit.
Reserved
Region Base: This specifies address bits 24:12 for the Region Base.
Reserved
Region Limit: This field specifies address bits 24:12 for the Region Limit.
Reserved
Region Base: This specifies address bits 24:12 for the Region Base.
NOTE: If the BIOS region is not used, the Region Base must be programmed to 1FFFh
and the Region Limit to 0000h to disable the region.
Description
Description
Size:
Size:
32 bits
32 bits
767

Related parts for NH82801HBM S LB9A