NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 501

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
SATA Controller Registers (D31:F2)
12.1.60
12.1.61
Intel
®
ICH8 Family Datasheet
BFTD1—BIST FIS Transmit Data1 Register (SATA–D31:F2)
Address Offset: E4h
Default Value:
BFTD2—BIST FIS Transmit Data2 Register (SATA–D31:F2)
Address Offset: E8h
Default Value:
31:0
31:0
Bits
Bits
BIST FIS Transmit Data 1 — R/W. The data programmed into this register will form
the contents of the second dword of any BIST FIS initiated by the ICH8. This register is
not port specific — its contents will be used for BIST FIS initiated on any port. Although
the 2nd and 3rd DWs of the BIST FIS are only meaningful when the “T” bit of the BIST
FIS is set to indicate “Far-End Transmit mode”, this register’s contents will be
transmitted as the BIST FIS 2nd DW regardless of whether or not the “T” bit is indicated
in the BFCS register (D31:F2:E0h).
BIST FIS Transmit Data 2 — R/W. The data programmed into this register will form
the contents of the third dword of any BIST FIS initiated by the ICH8. This register is not
port specific — its contents will be used for BIST FIS initiated on any port. Although the
2nd and 3rd DWs of the BIST FIS are only meaningful when the “T” bit of the BIST FIS
is set to indicate “Far-End Transmit mode”, this register’s contents will be transmitted as
the BIST FIS 3rd DW regardless of whether or not the “T” bit is indicated in the BFCS
register (D31:F2:E0h).
00000000h
00000000h
E7h
EBh
Description
Description
Attribute:
Size:
Attribute:
Size:
R/W
32 bits
R/W
32 bits
501

Related parts for NH82801HBM S LB9A