NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 461

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
IDE Controller Registers (D31:F1) (Mobile Only)
11.1.26
11.1.27
Intel
®
ICH8 Family Datasheet
ATC—APM Trapping Control Register (IDE—D31:F1)
Address Offset:
Default Value:
ATS—APM Trapping Status Register (IDE—D31:F1)
Address Offset:
Default Value:
7:2
7:2
Bit
Bit
1
0
1
0
Reserved
Slave Trap (PST) — R/W. Enables trapping and SMI# assertion on legacy I/O
accesses to 1F0h-1F7h and 3F6h. The active device must be the slave device for the
trap and/or SMI# to occur.
Master Trap (PMT) — R/W. Enables trapping and SMI# assertion on legacy I/O
accesses to 1F0h-1F7h and 3F6h. The active device must be master device for the trap
and/or SMI# to occur.
Reserved
Slave Trap Status (PSTS) — R/WC. Indicates that a trap occurred to the slave device
Master Trap Status (PMTS) — R/WC. Indicates that a trap occurred to the master
device
C0h
00h
C4h
00h
Description
Description
Attribute:
Size:
Attribute:
Size:
R/W
8 bits
R/WC
8 bits
461

Related parts for NH82801HBM S LB9A