NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 368

• Manufacturer Part Number: NH82801HBM S LB9A
• Description: CONTROLLER HUB, ICH8M, I/O, 82801HBM
• Manufacturer: Intel

Specifications of NH82801HBM S LB9A

• Power Dissipation Pd: 2.4W
• Digital Ic Case Style: BGA
• No. Of Pins: 676
• Pci Bus Type: I/O Controller Hub
• Pci Express Base Spec: PCIe 1.1
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

368
NOTE: Delivery Mode encoding:
000 = Fixed. Deliver the signal on the INTR signal of all processor cores listed in the destination.
001 = Lowest Priority. Deliver the signal on the INTR signal of the processor core that is executing
010 = SMI (System Management Interrupt). Requires the interrupt to be programmed as edge
011 = Reserved
100 = NMI. Deliver the signal on the NMI signal of all processor cores listed in the destination.
101 = INIT. Deliver the signal to all processor cores listed in the destination by asserting the INIT
110 = Reserved
111 = ExtINT. Deliver the signal to the INTR signal of all processor cores listed in the destination
10:8
7:0
Bit
11
Trigger Mode can be edge or level.
at the lowest priority among all the processors listed in the specified destination. Trigger
Mode can be edge or level.
triggered. The vector information is ignored but must be programmed to all 0’s for future
compatibility: not supported
Vector information is ignored. NMI is treated as an edge triggered interrupt even if it is
programmed as level triggered. For proper operation this redirection table entry must be
programmed to edge triggered. The NMI delivery mode does not set the RIRR bit. If the
redirection table is incorrectly set to level, the loop count will continue counting through
the redirection table addresses. Once the count for the NMI pin is reached again, the
interrupt will be sent again: not supported
signal. All addressed local APICs will assume their INIT state. INIT is always treated as an
edge triggered interrupt even if programmed as level triggered. For proper operation this
redirection table entry must be programmed to edge triggered. The INIT delivery mode
does not set the RIRR bit. If the redirection table is incorrectly set to level, the loop count
will continue counting through the redirection table addresses. Once the count for the INIT
pin is reached again, the interrupt will be sent again: not supported
as an interrupt that originated in an externally connected 8259A compatible interrupt
controller. The INTA cycle that corresponds to this ExtINT delivery will be routed to the
external controller that is expected to supply the vector. Requires the interrupt to be
programmed as edge triggered.
Destination Mode — R/W. This field determines the interpretation of the Destination
field.
0 = Physical. Destination APIC ID is identified by bits 59:56.
1 = Logical. Destinations are identified by matching bit 63:56 with the Logical
Delivery Mode — R/W. This field specifies how the APICs listed in the destination field
should act upon reception of this signal. Certain Delivery Modes will only operate as
intended when used in conjunction with a specific trigger mode. These encodings are
listed in the note below:
Vector — R/W. This field contains the interrupt vector for this interrupt. Values range
between 10h and FEh.
Destination in the Destination Format Register and Logical Destination Register in
each Local APIC.
Description
LPC Interface Bridge Registers (D31:F0)
Intel
®
ICH8 Family Datasheet