MOD5234-100IR NetBurner Inc, MOD5234-100IR Datasheet - Page 149

• Manufacturer Part Number: MOD5234-100IR
• Description: MOD5234 10/100 ETHERNET MODULE
• Manufacturer: NetBurner Inc
• Type: Controllers & Processorsr

Specifications of MOD5234-100IR

• Interface: I²C, SPI, UART
• Voltage - Supply: 2.5V
• Mounting Type: Surface Mount
• Package / Case: Module
• Product: Modules
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Format: -
• Baud Rates: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: Q4483564

7.1.3.1
In normal mode with a crystal reference, the PLL receives an input clock frequency from the
crystal oscillator circuit and multiplies the frequency to create the PLL output clock. It can
synthesize frequencies ranging from 4x to 18x the reference frequency and has a post divider
capable of reducing this synthesized frequency without disturbing the PLL. The user must supply
a crystal oscillator that is within the appropriate input frequency range, the crystal manufacture’s
recommended external support circuitry, and short signal route from the device to the crystal. In
normal mode, the PLL can generate a frequency modulated clock or a non-modulated clock
(locked on a single frequency). The modulation rate, modulation depth, output clock divide ratio
(RFD), and whether the PLL is modulating or not can be programmed by writing to the PLL
registers through the bus interface.
7.1.3.2
Same as
by an external clock generator rather than a crystal oscillator. However, the input frequency range
is the same as the crystal reference. To enter normal mode with external clock Generator reference,
the PLL configuration must be set by following the procedure outlined in
Clock Generation.”
7.1.3.3
When 1:1 PLL mode is selected, the PLL synthesizes a core clock frequency equal to two times
the input reference frequency (f
frequency modulation capability is not available. Further, modulation must not be present on the
input reference clock. The input reference frequency is an external clock reference from a master
MCU CLKOUT pin or other external clock generator source. To enter 1:1 PLL mode, the PLL
must be set by following the procedure outlined in
7.1.3.4
During external clock mode, the PLL is completely bypassed and the user must supply an external
clock on the EXTAL pin. The external clock is used directly to produce the internal core clocks.
Refer to the Hardware Specification document for external clock input requirements. In external
clock mode, the analog portion of the PLL is disabled and no clocks are generated at the PLL
Freescale Semiconductor
Section 7.1.3.1, “Normal PLL Mode with Crystal Reference,”
Normal PLL Mode with Crystal Reference
Normal PLL Mode with External Reference
1:1 PLL Mode
External Clock Mode (Bypass Mode)
When configured for 1:1 PLL mode, it is imperative that the
CLKOUT clock divider not be changed from its reset state of
divide-by-2. Increasing or decreasing this divide ratio will produce
unpredictable results from the PLL.
sys
MCF5235 Reference Manual, Rev. 2
=2×f
ref
and f
NOTE
sys/2
Section 7.4.3, “System Clock Generation.”
=f
ref
) The post divider is not active and the
except EXTAL is driven
Section 7.4.3, “System
Introduction
7-5