ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 156

• Manufacturer Part Number: ATxmega128B1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128B1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 53
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Segment Lcd: 160
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 10
• Input Capture Channels: 10
• Pwm Channels: 10
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

13.6.2
13.6.3
13.6.4
8291A–AVR–10/11
Event Action Controlled Operation
32-bit Operation
Changing the Period
Figure 13-6. Normal operation.
As shown in
The write access has higher priority than count, clear, or reload, and will be immediate. The
direction of the counter can also be changed during normal operation.
Normal operation must be used when using the counter as timer base for the capture channels.
The event selection and event action settings can be used to control the counter from the event
system. For the counter, the following event actions can be selected:
Two timer/counters can be used together to enable 32-bit counter operation. By using two
timer/counters, the overflow event from one timer/counter (least-significant timer) can be routed
via the event system and used as the clock input for another timer/counter (most-significant
timer).
The counter period is changed by writing a new TOP value to the period register. If double buff-
ering is not used, any period update is immediate, as shown in
Figure 13-7. Changing the period without buffering.
CNT
• Event system controlled up/down counting
• Event system controlled quadrature decode counting
CNT
DIR
BOTTOM
BOTTOM
MAX
Figure
TOP
MAX
13-6, it is possible to change the counter value when the counter is running.
New TOP written to
PER that is higher
than current CNT
Counter Wraparound
New TOP written to
Atmel AVR XMEGA B
CNT written
PER that is lower
than current CNT
Figure 13-7 on page
"update"
"update"
"write"
156.
156