ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 287

no-image

ATxmega128B1

Manufacturer Part Number
ATxmega128B1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega128B1

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
53
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
1
Uart
2
Segment Lcd
160
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
8
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
10
Input Capture Channels
10
Pwm Channels
10
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega128B1-AU
Manufacturer:
TI
Quantity:
90
Part Number:
ATxmega128B1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-U
Manufacturer:
FUJITSU
Quantity:
632
8291A–AVR–10/11
• Bits 5:4 – PMODE[1:0]: Parity Mode
These bits enable and set the type of parity generation according to
When enabled, the transmitter will automatically generate and send the parity of the transmitted
data bits within each frame. The receiver will generate a parity value for the incoming data and
compare it to the PMODE setting, and if a mismatch is detected, the PERR flag in STATUS will
be set.
These bits are unused in master SPI mode operation.
Table 21-7.
• Bit 3 – SBMODE: Stop Bit Mode
This bit selects the number of stop bits to be inserted by the transmitter according to
on page
This bit is unused in master SPI mode operation.
Table 21-8.
• Bit 2:0 – CHSIZE[2:0]: Character Size
The CHSIZE[2:0] bits set the number of data bits in a frame according to
287. The receiver and transmitter use the same setting.
Table 21-9.
PMODE[1:0]
CHSIZE[2:0]
287. The receiver ignores this setting.
000
001
010
011
100
101
110
111
00
01
10
11
PMODE bit settings.
SBMODE bit settings.
CHSIZE bit settings.
SBMODE
0
1
Group Configuration
Group Configuration
DISABLED
EVEN
ODD
5BIT
6BIT
7BIT
8BIT
9BIT
Parity Mode
Disabled
Reserved
Enabled, even parity
Enabled, odd parity
Character Size
5-bit
6-bit
7-bit
8-bit
Reserved
Reserved
Reserved
9-bit
Stop Bit(s)
1
2
Atmel AVR XMEGA B
Table 21-7 on page
Table 21-9 on page
Table 21-8
287.
287

Related parts for ATxmega128B1