ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 368

no-image

ATxmega128B1

Manufacturer Part Number
ATxmega128B1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega128B1

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
53
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
1
Uart
2
Segment Lcd
160
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
8
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
10
Input Capture Channels
10
Pwm Channels
10
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega128B1-AU
Manufacturer:
TI
Quantity:
90
Part Number:
ATxmega128B1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega128B1-U
Manufacturer:
FUJITSU
Quantity:
632
28.3
8291A–AVR–10/11
PDI Physical
1149.1 compliant, and supports boundary scan. Any external programmer or on-chip debug-
ger/emulator can be directly connected to either of these interfaces. Unless otherwise stated, all
references to the PDI assume access through the PDI physical layer.
Figure 28-1. The PDI with JTAG and PDI physical layers and closely related modules (grey).
The PDI physical layer handles the low-level serial communication. It uses a bidirectional, half-
duplex, synchronous serial receiver and transmitter (just as a USART in USRT mode). The
physical layer includes start-of-frame detection, frame error detection, parity generation, parity
error detection, and collision detection.
In addition to PDI_CLK and PDI_DATA, the PDI_DATA pin has an internal pull resistor, V
GND must be connected between the External Programmer/debugger and the device.
28-2 on page 368
Figure 28-2. PDI connection.
The remainder of this section is intended for use only by third parties developing programmers
or programming support for Atmel AVR XMEGA devices.
PDI_CLK
PDI_DATA
TDI
TMI
TCK
TDO
Program and Debug Interface (PDI)
(physical layer)
(physical layer)
JTAG Physical
PDI_DATA
shows a typical connection.
PDI Physical
PDI_CLK
Vcc
Vcc
Connector
Controller
PDI
Atmel AVR XMEGA B
PDIBUS
Internal Interfaces
Controller
Memories
OCD
NVM
NVM
CC
Figure
and
368

Related parts for ATxmega128B1