ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 80

• Manufacturer Part Number: ATxmega128B1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128B1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 53
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Segment Lcd: 160
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 10
• Input Capture Channels: 10
• Pwm Channels: 10
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

7.4.2.3
7.5
8291A–AVR–10/11
System Clock Selection and Prescalers
32.768kHz Crystal Oscillator
Figure 7-3.
A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and
enables a dedicated low frequency oscillator input circuit. A typical connection is shown in
ure 7-4 on page
oscillator can be used as a clock source for the system clock, RTC and LCD, and as the DFLL
reference clock.
Figure 7-4.
Two capacitors, C1 and C2, may be added to match the required load capacitance for the con-
nected crystal. For details on recommened TOSC characteristics and capacitor laod, refer to
device datasheets.
All the calibrated internal oscillators, the external clock sources (XOSC), and the PLL output can
be used as the system clock source. The system clock source is selectable from software, and
can be changed during normal operation. Built-in hardware protection prevents unsafe clock
switching. It is not possible to select a non-stable or disabled oscillator as the clock source, or to
disable the oscillator currently used as the system clock source. Each oscillator option has a sta-
tus flag that can be read from software to check that the oscillator is ready.
The system clock is fed into a prescaler block that can divide the clock signal by a factor from 1
to 2048 before it is routed to the CPU and peripherals. The prescaler settings can be changed
from software during normal operation. The first stage, prescaler A, can divide by a factor of
from 1 to 512. Then, prescalers B and C can be individually configured to either pass the clock
through or combine divide it by a factor from 1 to 4. The prescaler guarantees that derived
clocks are always in phase, and that no glitches or intermediate frequencies occur when chang-
ing the prescaler setting. The prescaler settings are updated in accordance with the rising edge
of the slowest clock.
External clock drive configuration.
32.768kHz crystal oscillator connection.
80. A low power mode with reduced voltage swing on TOSC2 is available. This
Purpose
External
General
Signal
Clock
I/O
C1
C2
XTAL2
XTAL1
Atmel AVR XMEGA B
TOSC2
TOSC1
GND
Fig-
80