ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 419

• Manufacturer Part Number: ATxmega128B1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128B1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 53
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Segment Lcd: 160
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 10
• Input Capture Channels: 10
• Pwm Channels: 10
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

8291A–AVR–10/11
15 AWeX – Advanced Waveform Extension ........................................... 189
16 Hi-Res – High-Resolution Extension .................................................. 200
17 RTC — Real-Time Counter .................................................................. 202
18 USB – Universal Serial Bus Interface ................................................. 210
14.11
14.12
15.1
15.2
15.3
15.4
15.5
15.6
15.7
15.8
16.1
16.2
16.3
16.4
17.1
17.2
17.3
17.4
17.5
18.1
18.2
18.3
18.4
18.5
18.6
18.7
18.8
18.9
18.10
18.11
18.12
Register Summary .........................................................................................188
Interrupt Vector Summary .............................................................................188
Features ........................................................................................................189
Overview ........................................................................................................189
Port Override .................................................................................................190
Dead-time Insertion .......................................................................................191
Pattern Generation ........................................................................................192
Fault Protection .............................................................................................193
Register Description ......................................................................................195
Register Summary .........................................................................................199
Features ........................................................................................................200
Overview ........................................................................................................200
Register Description ......................................................................................201
Register Summary .........................................................................................201
Features ........................................................................................................202
Overview ........................................................................................................202
Register Descriptions ....................................................................................204
Register Summary .........................................................................................209
Interrupt Vector Summary .............................................................................209
Features ........................................................................................................210
Overview ........................................................................................................210
Operation .......................................................................................................212
SRAM Memory Mapping ...............................................................................215
Clock Generation ...........................................................................................216
Ping-pong Operation .....................................................................................217
Multipacket Transfers ....................................................................................218
Auto Zero Length Packet ...............................................................................219
Transaction Complete FIFO ..........................................................................219
Interrupts and Events ....................................................................................220
VBUS Detection .............................................................................................222
On-chip Debug ..............................................................................................222
Atmel AVR XMEGA B
vi