ATxmega128B1 Atmel Corporation, ATxmega128B1 Datasheet - Page 171

• Manufacturer Part Number: ATxmega128B1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128B1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 53
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Segment Lcd: 160
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 10
• Input Capture Channels: 10
• Pwm Channels: 10
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

13.12.10 INTFLAGS – Interrupt Flag register
13.12.11 TEMP – Temporary register for 16-bit Access
8291A–AVR–10/11
• Bit 7:4 – CCxIF: Compare or Capture Channel x Interrupt Flag
The compare or capture interrupt flag (CCxIF) is set on a compare match or on an input capture
event on the corresponding CC channel.
For all modes of operation except for capture, the CCxIF will be set when a compare match
occurs between the count register (CNT) and the corresponding compare register (CCx). The
CCxIF is automatically cleared when the corresponding interrupt vector is executed.
For input capture operation, the CCxIF will be set if the corresponding compare buffer contains
valid data (i.e., when CCxBV is set). The flag will be cleared when the CCx register is read. Exe-
cuting the interrupt vector in this mode of operation will not clear the flag.
The flag can also be cleared by writing a one to its bit location.
The CCxIF can be used for requesting a DMA transfer. A DMA read or write access of the corre-
sponding CCx or CCxBUF will then clear the CCxIF and release the request.
• Bit 3:2 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 1 – ERRIF: Error Interrupt Flag
This flag is set on multiple occasions, depending on the mode of operation.
In the FRQ or PWM waveform generation mode of operation, ERRIF is set on a fault detect con-
dition from the fault protection feature in the AWeX extention. For timer/counters which do not
have the AWeX extention available, this flag is never set in FRQ or PWM waveform generation
mode.
For capture operation, ERRIF is set if a buffer overflow occurs on any of the CC channels.
For event controlled QDEC operation, ERRIF is set when an incorrect index signal is given.
This flag is automatically cleared when the corresponding interrupt vector is executed. The flag
can also be cleared by writing a one to this location.
• Bit 0 – OVFIF: Overflow/Underflow Interrupt Flag
This flag is set either on a TOP (overflow) or BOTTOM (underflow) condition, depending on the
WGMODE setting. OVFIF is automatically cleared when the corresponding interrupt vector is
executed. The flag can also be cleared by writing a one to its bit location.
OVFIF can also be used for requesting a DMA transfer. A DMA write access of CNT, PER, or
PERBUF will then clear the OVFIF bit.
The TEMP register is used for single-cycle, 16-bit access to the 16-bit timer/counter registers by
the CPU. The DMA controller has a separate temporary storage register. There is one common
TEMP register for all the 16-bit Timer/counter registers.
Bit
+0x0C
Read/Write
Initial Value
CCDIF
R/W
7
0
CCCIF
R/W
6
0
CCBIF
R/W
5
0
CCAIF
R/W
4
0
R
3
–
0
Atmel AVR XMEGA B
R
2
–
0
ERRIF
R/W
1
0
OVFIF
R/W
0
0
INTFLAGS
171